EDAToolsCafe
   >> "DIG" - Design Implementation Group for MAGMA Users
Thread views: 16000 View all threadsNext thread*Threaded Mode

thayalan
(Stranger )
09/23/03 06:19 AM
Inital synthesis for Physical Compiler Report this article as Inappropriate to us !!!Login to Reply

Hello world!

We are trying to use Physical compiler(PC) in our mult imillion gates IP development.

Almost all our sub-designs are too big for the RTL2placedgates flow in PC.
Hence, we are using DEsign Compiler (DC) for the initial synthesis and then continue with the gates2placedgates.

I'm sure many of you would have done or facing a similar situation.
What kind of changes have you done to the traditional DC synthesis flow to give a basic technology mapping of the RTL description without too much bufferings...

regards, thayalan




Jump to

 

CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy