>> "DIG" - Design Implementation Group for MAGMA Users
Thread views: 17667 View all threadsNext thread*Threaded Mode

(Stranger )
08/05/03 01:36 AM
Layers created during MetalFill Report this article as Inappropriate to us !!!Login to Reply

In the ASIC design to address the pattern density issue, dummy layers are filled in the violating areas. Should these layers be left floating or connected to ground, if so why?

Jump to


DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy