EDAToolsCafe
   >> EDA User News and Reviews
Thread views: 5234 View all threadsNext thread*Threaded Mode


(Unregistered)
07/05/10 08:21 AM
DAC 2010 Report from the Floor Report this article as Inappropriate to us !!!Login to Reply

DAC 2010 Report from the Floor


Use this link to read the full article


Daniel Payne
(Unregistered)
07/05/10 08:21 AM
DAC 2011 is San Diego new Report this article as Inappropriate to us !!!Login to Reply

Gabe,
Thanks for the summary of DAC 47.
I think you meant to say the next DAC is in San Diego in 2011 followed by San Francisco in 2012.
Daniel

Mikesbo
(Stranger )
07/16/10 02:12 PM
Re: DAC 2010 Report from the Floor new Report this article as Inappropriate to us !!!Login to Reply

Boolean equivalence checking is part of the digital design verification process, and may be done at multiple points in the design flow. Implementation tools make many changes to the netlist (clock tree insertion, timing optimizations such as cloning and buffering, etc., some of which are still manual) and require a separate check to insure functionality is not broken.


It is not simply QA for tool writers.






View all threadsNext thread*Threaded Mode
Jump to

 

CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy