>> Design Automation Products
Thread views: 6444 View all threadsNext thread*Threaded Mode

(Stranger )
05/24/07 07:44 AM
SAT-Solvers in Formal Verification Report this article as Inappropriate to us !!!Login to Reply


I am a researcher in University College London and I develop Boolean satisfiability algorithms (SAT-Solvers).

I am looking for an application for them and I’ve been told that SAT-Solvers are used throughout the Formal Verification process in the EDA industry, and would like to know more about it.

Could anyone tell me more about how SAT is applied to the FV process. Who uses it? Why is it used? How is it used? How much is it used? Names and numbers would be very helpful.

Kind regards,


Jump to


S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy