All Categories : EDA Tutorials Bookmark and Share

Title : Resource Utilization Statistics for FPGA VIs
Company :
Date : 10-Dec-2008
Downloads : 13

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

A major consideration when programming FPGAs is the amount of circuitry the code uses on the chip. It is sometimes useful to know how much space a specific funtion, or VI, will use when translated to look up tables (LUTs) and flip-flops. This document includes complete resource utilization statistics for each VI on the FPGA Functions Palette. Due to architectural changes between different FPGA Chip families, each VI will require a different amount of logic on different FPGAs.
User Reviews More Reviews Review This File
Atrenta Spring Clean!


 Featured Video
AMIQ
Calypto:Empowering the Next Level of Design



Click here for Internet Business Systems © 2012 Internet Business Systems, Inc.
+1 (408) 850-9246 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and EngineeringTechJobsCafe - Technical Jobs and ResumesGISCafe - Geographical Information Services	MCADCafe - Mechanical Design and EngineeringNanotechCafe - Nanotechnology ResourcesShareCG  - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy