December 03, 2007
Noble Grenoble – Savage & The Golden Age of IP
Please note that contributed articles, blog entries, and comments posted on EDACafe.com are the views and opinion of the author and do not necessarily represent the views and opinions of the management and staff of Internet Business Systems and its subsidiary web-sites.
Peggy Aycinena - Contributing Editor


by Peggy Aycinena - Contributing Editor
Posted anew every four weeks or so, the EDA WEEKLY delivers to its readers information concerning the latest happenings in the EDA industry, covering vendors, products, finances and new developments. Frequently, feature articles on selected public or private EDA companies are presented. Brought to you by EDACafe.com. If we miss a story or subject that you feel deserves to be included, or you just want to suggest a future topic, please contact us! Questions? Feedback? Click here. Thank you!


Hillel Ofek, President and CEO at Sagantec, is quoted: “Our customers are reporting breakthrough productivity and time gains using our tools in production for 65nm and 45nm ICs. This new partnership with TTM broadens the access to our technology and opens additional channels for delivering its benefits to a wider market.”


Venkata Simhadri, President and CEO of TTM, is also quoted: “With the increase in complexity and effort necessary to do current layout implementation tasks, we have seen a growing demand for foundry and process portability. Combined with Sagantec’s automated layout migration tools and our design expertise, we can address these demands and provide a solution that is significantly faster and very cost effective.”


*
Synopsys announced that
Renesas Technology Corp. has signed an “expanded business agreement” that names Synopsys as its leading EDA supplier across the Renesas design flow. The two companies say they will cooperate “to increase the use of Synopsys' technology across Renesas' engineering teams to capture greater productivity and efficiency for the company.”


* Synopsys also announced that Synopsys' DesignWare Wireless USB Device IP has passed the USB Implementers Forum's (USB-IF) Certified Wireless USB Testing and earned the certification logo.


*
Test Tooling Solutions Group announced has adopted
Ansoft’s PCB Design Suite, which “extends the firm's core design competency, strengthens its pool of intellectual property assets and minimizes time-to-market for new products … TTSG is developing innovative design flows that link process-accurate models of critical, board-level structures with advanced circuit and system simulation.”


*
X-FAB Silicon Foundries announced it has “broadened its statistical modeling suite for Monte Carlo simulation for its 0.6 and 0.35 micrometer analog/mixed-signal technology platforms by announcing support for the
MunEDA WiCkeD tool family of software tools.” The companies say, “The move reflects ongoing cooperation between X-FAB and MunEDA to reduce the number of required analog/mixed-signal design respins and speed time to market for communications, computer, automotive, consumer electronic and other applications.”


*
Zuken says it’s now offering its PCB manufacturing design and verification system, DFM Center; to customers in Europe and North America. Per the Press Release: “DFM Center has already been adopted by leading board makers in Japan, Korea, and Taiwan; including close to 90% of flexible board makers in Japan.”


*
Zuken also announced a new version of the company’s desktop PCB design suite, CADSTAR 10.0, which the company says includes a large number of additional “intelligent functionalities for schematic, library and PCB design, tighter integration with FPGA design tools, and the introduction of an alternative schematic front-end solution E³.logic … The use of the E³.Logic database as a back-end solution for CADSTAR PCB design reduces the time spent searching for existing parts, integrates easily with specific MRP, ERP or PDM systems and works with databases that comply with Microsoft's ODBC standard.”




« Previous Page 1 | 2 | 3 | 4 | 5 | 6             


You can find the full EDACafe event calendar here.


To read more news, click here.



-- Peggy Aycinena, EDACafe.com Contributing Editor.


Rating:


Review Article Be the first to review this article
CST: Webinar Feb 16, 2017

ALDEC:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Synopsys: Is 40 the new 20?
More Editorial  
Jobs
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
SoC Design Engineer for Intel at Santa Clara, CA
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
International Solid-State Circuits Conference (ISSCC) at San Francisco CA - Feb 5 - 9, 2017
Pan Pacific Microelectronics Symposium at Sheraton Poipu Kauai Resort Kauai HI - Feb 6 - 9, 2017
CST: Webinars Begin on February 9



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy