October 08, 2007
Cappuccino & Creativity: Sangiovanni-Vincentelli, Sentovich, and Szymanski
Please note that contributed articles, blog entries, and comments posted on EDACafe.com are the views and opinion of the author and do not necessarily represent the views and opinions of the management and staff of Internet Business Systems and its subsidiary web-sites.
Peggy Aycinena - Contributing Editor

by Peggy Aycinena - Contributing Editor
Posted anew every four weeks or so, the EDA WEEKLY delivers to its readers information concerning the latest happenings in the EDA industry, covering vendors, products, finances and new developments. Frequently, feature articles on selected public or private EDA companies are presented. Brought to you by EDACafe.com. If we miss a story or subject that you feel deserves to be included, or you just want to suggest a future topic, please contact us! Questions? Feedback? Click here. Thank you!

* eSOL announced that its eT-Kernel Multi-Core Edition RTOS suites are now available for
NEC Electronics’ NaviEngine system LSI chip for automotive navigation systems. In related news, eSOL also announced an agreement with
ARM to support ARM’s new Cortex-A9 MPCore multi-core processor with eSOL’s eT-Kernel Multi-Core Edition RTOS.

* Extreme DA announced the company’s GoldTime timing analyzer has been selected as the reference tool for STARC’s SSTA flow, v1.5.
STARC says it expects to release the v1.5 flow to its member companies shortly.

* Hantro announced that
Atmel Corp. licensed the Hantro’s new 8170 multi-format video decoder RTL. Atmel says it will “integrate the decoder alongside an ARM9 processor core in a chip targeted for multifunctional next-generation video devices such as personal media players and navigation systems.”

* Impinj announced that the company’s customers have shipped more than 600 million chips containing Impinj’s AEON NVM cores since 2003. That’s a lotta chips.

* IPextreme Inc. says it is “promoting” Infineon MLI and MSC high-speed serial interface standards by making the specifications openly available. Per the Press Release: “The Multiprocessor Link Interface (MLI) is a fast serial interface for inter-processor communications; enabling heterogeneous parallel processing through just a few pins. Similarly the MicroSecond Channel (MSC) controls power modules such as electric motors, fuel injectors and ignition coils, while minimizing pin count and system cost. Both specifications can be downloaded from the IPextreme website at no cost. Anyone agreeing to the click-through license terms is free to implement and use
the specifications. Infineon’s implementations of MLI and MSC are also available from IPextreme as silicon-proven IP cores.”

IPextreme CEO
Warren Savage is quoted: “Standards drive cost efficiency into markets by allowing interoperability between suppliers and providing customers with choices. We are excited to be able to provide these technological advances to automotive semiconductor suppliers all over the world.” Please note that Warren Savage is currently writing a blog about true SystemVerilog interoperability. It’s recommended that you go out and read his thoughts on the IPExtreme website.

* Jasper Design Automation announced GamePlan Verification Planner version 1.2, which the company describes as “a powerful tool for generating and tracking verification plans. [Version 1.2] includes the ability to import verification results, [and] delivers improved search capabilities, active hyperlinks in analysis views for easy organization, and a new Undo/Redo feature for improved usability.”

Jasper’s GamePlan Product Manager
Jay Littlefield, is quoted: "Since verification plan data and tracked results are stored together in an open XML format, users can now easily extract custom data sets for analysis, in addition to generating GamePlan's powerful standard reports. The flexibility of GamePlan provides a means to integrate disparate technologies, such as formal and simulation, into a single cohesive verification effort."

* In related news,
Jasper Design Automation also announced JasperGold Verification System v4.5, which the company says “delivers support for liveness properties, enhanced engine performance and support for properties containing multiple clocks, and includes improved initialization performance for easier formal analysis and automatic property grouping for faster proofs.”

Jasper VP of Marketing,
Craig Cochran, is quoted: "With its liveness property support, greater performance and powerful new modeling features, JasperGold v4.5 delivers sophisticated formal verification capabilities while minimizing the effort to attain high-leverage results. These new capabilities have been driven by real-world deployment within our customers' verification environments, in turn propelling the company's methodology and technology development to make Jasper the leader in successful deployment of formal verification."

* The MathWorks announced Embedded MATLAB, which the company says “enables MATLAB users to generate highly efficient, embeddable C code directly from MATLAB programs, avoiding the common, time-consuming and error-prone process of rewriting MATLAB algorithms in C … Embedded MATLAB supports many high-level MATLAB language features, such as multidimensional arrays, real and complex numbers, structures, flow control, and subscripting … The conversion to C code is performed by Real-Time Workshop, [which] automatically produces embedded C that is comparable to hand coding in size, performance, and memory use.”

Matt Schurman, CTO at GlucoLight, offered testimonial in the Press Release: “By introducing the Embedded MATLAB language subset and Simulink in our design process, we virtually eliminated the errors previously experienced with manual code translation from MATLAB to C. At the same time we shortened the development of subsequent product generations - from design all the way to implementation”

* Mentor Graphics announced additional features in its TestKompress ATPG tool that the company says will “address the industry’s increasing demand for scan test compression … The achievable level of compression [is increased] by providing a more efficient way to handle ‘X-states.’ X’s are unknown states that can arise during manufacturing test. X’s can result in a loss of test coverage if not handled properly. The patented Xpress compactor innovation [in TestKompress, combines] sophisticated embedded test data selection circuitry with an advanced software control algorithm. Because Xpress technology masks the effects of X’s more
efficiently, test patterns can be smaller and more highly compressed.”

* Mentor Graphics also announced its Precision RTL Plus Synthesis FPGA design tool, which the company says “provides several industry-first capabilities that enable every designer, regardless of level of expertise, to reach timing closure faster, minimize the impact of late cycle design changes, and make efficient use of FPGA architectural blocks. The new tool incorporates three innovative capabilities: (1) multi-vendor physically aware synthesis, which unlike other physical synthesis tools, improves design performance for a wide range of devices from multiple vendors; (2) the industry’s first incremental synthesis that is fully automatic, reducing runtime by
efficiently processing late cycle design changes; and (3) a unique resource management technology for optimized design performance.” Testimonials were provided in the Press Release from Altera,

* MIPS Technologies announced that the Hong Kong Applied Science and Technology Research Institute has licensed MIPS’ low-power MIPS32 M4K processor core “for the development of advanced H.264 video processing applications.”

Raymond Chiu, VP at ASTRI, is quoted in the Press Release: “With the emergence of H.264 as the preferred standard for high-quality media distribution and compression, our customers require video processing solutions that offer lower power consumption and system costs without sacrificing performance. Leveraging MIPS’ commanding presence in digital consumer applications and the area and power efficiency of the powerful M4K core enables us to deliver innovative designs that shorten production cycles and accelerate time-to-market.”

* Pyxis Technology announced NexusRoute, which the company describes as “the industry's only DFM-aware, yield-driven auto router that comprehends and optimizes manufacturability and yield concurrently with the actual routing and timing closure process. Architected for process technologies of 65 nanometers and below, NexusRoute … can be integrated into existing design flows using open industry standard interfaces. [Benefits include] scaling with newer technology, handling new complex design rules of nanometer technology, and simultaneously optimizing design for timing, manufacturability and yield, which delivers up to a 10 percent increase in yield over existing
solutions. ”

Relevant to the announcement, I had a lengthy phone call with Pyxis CEO
Phil Bishop and company VP of Marketing
Mitch Heins. Bishop said, “The existing industry approach to DFM is layered, iterative, and includes antiquated flows. There’s just not enough manufacturing data or runtime data in those flows. What differentiates Pyxis from other DFM-oriented players is that we’re about implementation. We’ve actually embedded the [crucial] embedded analysis [data] into our router.”

Mitch Heins added, “We’ve taken a fresh approach to attaching the DFM problem. We don’t necessarily believe that smaller and tighter [design rules] are better. The other guys are bolting DFM solutions onto [their existing flows], but that’s like putting wings on a bus. It won’t be optimal no matter how it works. We’re about a correct-by construction approach. We’re not just working to optimize timing or area, but also working to optimize manufacturability and yield-aware routing while we’re doing it.”

Phil said, “Other DFM players are doing routing layer by layer. Pyxis, on the other hand, does 3D wire balancing, optimizing across those layers. The big difference is in the concurrency with which we do the layout. [In particular], we have 34 different DFM rules, which makes for a more optimized layout. And, we’re working closely with
PDF Solutions and
Brian [recently acquired by ASML] to improve the process. [And while] Pyxis is definitely a products company, we also have a service offering that is allowing us to [demonstrate the solution] to our customers.”

You can find the full EDACafe event calendar here.

To read more news, click here.

-- Peggy Aycinena, EDACafe.com Contributing Editor.


Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Sr. staff ASIC Design Engineer -2433 for Microchip at San Jose, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy