October 01, 2007
CADENCE DFM - WYDIWYG
Please note that contributed articles, blog entries, and comments posted on EDACafe.com are the views and opinion of the author and do not necessarily represent the views and opinions of the management and staff of Internet Business Systems and its subsidiary web-sites.
The top articles over the last two weeks as determined by the number of readers were:
Microsoft and Cadence to Cross-License Patent Portfolios Microsoft Corp. and Cadence Design Systems Inc. have entered a patent cross- licensing agreement, expanding on a long-standing relationship between the two companies. The agreement allows broad access to each company's respective patent portfolios to facilitate future technical collaboration in areas of common interest to both companies.
Since 2003, when Microsoft announced it was "open for business" on IP, Microsoft has continued to license its IP portfolio, providing access to the fruits of its significant R&D efforts. The company maintains a growing worldwide quality patent portfolio that includes several thousand issued and pending U.S. patents. Recent Microsoft cross-licensing collaborations include Cisco Systems Inc., LG Electronics, Samsung Electronics Co. Ltd., NEC Corp., Seiko Epson Corp., Siemens AG, SAP AG and Toshiba Corp.
with 5x-10x faster speed and 5x-10x higher effective capacity than traditional circuit and RF simulation. Matsushita's design teams will use this capability to further its lead in complex digital-RF ICs for mobile communications and digital TV.
the spectrum of electronic products. For the first time the PADS I/O Designer product is being made available to the PADS community.
his career in 1983 as an analog design engineer with National Semiconductor. Filseth received an MBA from UCLA and a BSEE from Stanford University.
needed for advanced 45-nanometer (nm) and below IC (integrated circuit) manufacturing. Mutual customers can benefit from improved OPC model accuracy and reduced time to silicon.
Other EDA News
picoChip multicore-DSP: Forty-Fold Better Cost-Performance than Traditional DSP in Berkeley Design Technology Independent (BDTI) Benchmarks
EDA Consortium Hosts CMP and their Presentation of 'The Future of Media and What it Means to EDA Companies'
Synopsys Recognizes Engineers' Technical Excellence With Best Paper Awards at SNUG Boston Conference
Dubai Silicon Oasis Chooses Synopsys to Establish First IC Design Center in the United Arab Emirates
Mentor Graphics Announces Precision RTL Plus for FPGA Synthesis -- Vendor-Independent Solution for Breakthrough Productivity
Synopsys Star-RCXT Extraction Solution Achieves Industry's Broadest 65-Nanometer Qualification and Usage
Other IP & SoC News
National Semiconductor's New Audio Amplifier with Spread Spectrum and Integrated Boost Architecture Reduces EMI Sensitivity in Portable Applications
Impinj Delivers Reprogrammable Nonvolatile Memory IP Breakthrough - AEON(R)/MTP World's First 2.5V Floating-Gate NVM in TSMC's 65 Nanometer Process
You can find the full EDACafe event calendar here.
To read more news, click here.
-- Jack Horgan, EDACafe.com Contributing Editor.
Be the first to review this article