July 09, 2007
Mentor Graphics – A New Strategy for Semiconductor Intellectual Property
Please note that contributed articles, blog entries, and comments posted on EDACafe.com are the views and opinion of the author and do not necessarily represent the views and opinions of the management and staff of Internet Business Systems and its subsidiary web-sites.
Jack Horgan - Contributing Editor

by Jack Horgan - Contributing Editor
Posted anew every four weeks or so, the EDA WEEKLY delivers to its readers information concerning the latest happenings in the EDA industry, covering vendors, products, finances and new developments. Frequently, feature articles on selected public or private EDA companies are presented. Brought to you by EDACafe.com. If we miss a story or subject that you feel deserves to be included, or you just want to suggest a future topic, please contact us! Questions? Feedback? Click here. Thank you!

What firms might sell this software?

Customers used to purchase software from companies like Jungo (USBWare and WinDriver) or third party USB vendors. A lot of customers that use Linux would take the free Linux stacks and try to modify them. A lot of customers would try to develop software in house for the semiconductor IP they purchased.

When we recently rolled out the IP subsystem announcement industry analyst Christian Heidarson from Gartner observed “Ensuring that software works correctly with an interface controller is a critical, manually intensive part of the design process, yet adds no differentiation to the final product. By obtaining both software and hardware IP from the same company, designers can dedicate resources to more valuable tasks.”

The first IP subsystem is in the USB space that is because of the complexity of USB software and the size of the USB market which is very large. It was a good place for us to start. This hardware-software solution is fully integrated, verified, certified and combined with Mentor’s world class support to make implementing USB subsystems much easier for our customers.

Our USB controller supports OTG. It also supports embedded host functions. It can be a device. It is a full featured USB high speed controller.

What is OTB?

On-the-Go! OTG is a kind of standard within the standard that allows products that can act as a USB host or a USB device. For instance, if you have a camera and you connect that camera to a PC, the camera might be a device. The PC is the host and is uploading pictures through the USB port. Some cameras, if they are OTG, can be connected directly to a printer. In that case the camera is acting as a host and the printer is acting like the device. The OTG controller allows the camera to act as a device sometimes and sometimes as a host.

We currently have two versions of the USB subsystem. One version is for customers who require a very small footprint. That is the MicroSW. It is not tied to any OS or processor. It takes up very little memory space. It is good for small hand held devices that don’t have a lot of memory. The Nucleus USB SW is full featured USB software that has many different class drivers for mass storage, for human interface, printer devices, still images and PictBridge. It has all the different class drivers that customers require to develop a very full featured device. Currently the MicroSW version is OS agnostic. We are currently working on an OS agnostic version of the Nucleus USB SW as

What does MUSBMHDRC stand for?

Bill: These are product names that I hate. Whoever chose that product name doesn’t like spaces. The way you decode the thing is Mentor USB high speed dual link controller. Need an acronym handbook. One of the things I wanted to do over a year and half ago, when I took over the division was to try and change the product names. When we started to looking into what it would take to do that, forget the cost, just the resources to get them all changed, it was a huge amount. So I said forget it.

Rick: I tried the same thing and engineering almost cut my head off.

Rick: Our current IP portfolio consists of USB, Ethernet, storage IP, peripheral IP and in the next couple of months we will be announcing our PCI-Express IP. We currently have the subsystem for USB but our embedded software division also has middleware products in the Ethernet and storage space for SATA. Throughout the year we will be announcing product in the Ethernet space and storage space. We are also currently developing PCI-Express middleware and will be announcing PCI-Express subsystem. So this is not just a USB centric strategy, it is across our entire IP portfolio. This is the way we will be delivering IP going forward; offering our customers complete subsystems for USB,
Ethernet, SATA and PCI-Express. These products are available standalone. We feel the subsystem approach will provide a lot of value to our customers.

Our embedded software portfolio consists of three main areas. One is a development tools area. There is the Nucleus OS and all the middleware products. You see networking products, filesystem which is SATA middleware. You have USB middleware. We will also be adding PCI-Express middleware. Those all run under the Nucleus operating system. We will have versions of these middleware products that will run under any OS not just Nucleus. The embedded software
portfolio includes development tools. So we have compilers, debuggers and so forth. We have also the Inflexion Application Platform which creates user interfaces for various area specific vertical markets.

Another advantage of our approach is that complete hardware/software subsystems go through certification together. When we certify our controller, we are also running our embedded software and our PHY. When our customers go for USB compliance and certification with USB interface, they know that all of the components of their USB subsystem have already gone through compliance together. They are very confident they won’t have any issues getting their certification and begin logo certified. The major subsystem IP market we focus on is the SoC and ASIC market for semiconductor IP. We also provide a lot of IP to OEMs. Our IP is available for FPGA. They are all listed at the major


Our first USB subsystem targets the rapidly growing embedded consumer market where a lot of emphasis is placed on a small memory footprint. That’s our MicroSW, low cost and low power. In these types of applications, most users want device embedded host or OTC functionality. Our subsystem supports all of those. That’s our current market focus.

In conclusion we supply the highest quality standards based semiconductor IP available. Now we have complete connectivity software subsystem. Mentor is the only company that has strength in both semiconductor IP and embedded software IP. It gives us a unique capability to provide fully integrated fully verified and certified subsystems to help customers accelerate product development.

The top articles over the last two weeks as determined by the number of readers were:

Double digit growth for the EDA market Europe 2007 -- 01consulting With over 50 tables and graphs, in a 56 pages document, this report provides a quantitative and qualitative picture of the market: market size, trend and vendors positions in each of the EDA product and services categories as well as in main European regions/countries: UK, Germany, France, Scandinavia and Italy.

Relative Size of European Revenue 2006

TSMC and Cadence Collaborate on 65-Nanometer Design Flow for Wireless Designs This collaboration focusing on nanometer wireless design has produced a new TSMC 65-nanometer RF process design kit (PDK) compatible with the new Cadence® Virtuoso® custom design platform, and downloadable RF, analog and mixed-signal (RF and AMS) design-flow demonstration packages for wireless designers. The demonstration packages contain TSMC 65-nanometer RF-enabled design examples for RF and AMS block creation,
application notes and methodology documentation, and a design example-circuit database with complete execution scripts and flow, covering simulation, design creation and analysis, allowing designers to observe the complete flow in an actual design. The new Virtuoso IC based 65-nanometer RF PDK and TSMC's Nexsys™ 65-nanometer LP standard cell library are both downloadable from the TSMC Web site.

Toshiba Adopts Berkeley Design Automation's Analog FastSPICE(TM) Analog FastSPICE uses Berkeley Design Automation's proprietary Precision Circuit Analysis technology to deliver full SPICE accuracy, 5X to 10X faster and with 5X to 10X higher effective capacity than traditional SPICE tools. By solving the original device equations without any approximations, abstractions, or short cuts, Analog FastSPICE delivers identical waveforms as traditional SPICE simulators at every node on every run. The product is
already proven on a wide range of circuits including wireless and wireline transceivers, high-speed I/Os, power regulators, LCD-TV source drivers, memory interfaces, PLLs (phase-locked loops), DLLs (delay-locked loops), sigma-delta ADC (analog-to-digital converters), and memories.

Agilent Technologies Announces Industry's First Integrated Verification Toolkit for Signal Integrity Design The Agilent Signal Integrity Verification Toolkit contains patented technology used in Agilent's real-time sampling oscilloscopes for accurate jitter characterization. ADS is the first and only EDA tool in the industry that provides diagnostic jitter analysis tools integrated into a high-speed channel design flow. This latest release
of Agilent's ADS also provides significant enhancements to its serializer/deserializer, or SERDES, modeling capability

Other EDA News

  • Other IP & SoC News


    « Previous Page 1 | 2 | 3             

    You can find the full EDACafe event calendar here.

    To read more news, click here.

    -- Jack Horgan, EDACafe.com Contributing Editor.


    Review Article Be the first to review this article
    Downstream : Solutuions for Post processing PCB Designs


    Outside Sales Engineer for Watlow Semiconductor at Gilbert, Arizona
    Senior QA Lead for Quantenna at San Jose, California
    Senior Engineer (ICP-MS) - for Watlow Semiconductor at San Jose,, California
    IC Design Engineer for Wave Computing at Campbell, California
    Upcoming Events
    DATE '19 at Firenze Fiera Florence Italy - Mar 25 - 29, 2019
    ISS Europe 2019 at Excelsior Hotel Gallia Milan Italy - Mar 31 - 2, 2019
    EDI CON 2019 at China National Convention Center Beijing China - Apr 16 - 18, 2019
    ASMC 2019 at Saratoga Springs City Center NY - May 6 - 9, 2019

    Internet Business Systems © 2019 Internet Business Systems, Inc.
    25 North 14th Steet, Suite 710, San Jose, CA 95112
    +1 (408) 882-6554 — Contact Us, or visit our other sites:
    AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
      Privacy PolicyAdvertise