June 18, 2007
DAC 2007 – Perceptions of Primacy in Pleasantville
Please note that contributed articles, blog entries, and comments posted on EDACafe.com are the views and opinion of the author and do not necessarily represent the views and opinions of the management and staff of Internet Business Systems and its subsidiary web-sites.
Peggy Aycinena - Contributing Editor


by Peggy Aycinena - Contributing Editor
Posted anew every four weeks or so, the EDA WEEKLY delivers to its readers information concerning the latest happenings in the EDA industry, covering vendors, products, finances and new developments. Frequently, feature articles on selected public or private EDA companies are presented. Brought to you by EDACafe.com. If we miss a story or subject that you feel deserves to be included, or you just want to suggest a future topic, please contact us! Questions? Feedback? Click here. Thank you!


XYALIS announced an “advanced methodology” for building CMP models through a collaboration with CIMA-Nanotech, and says it will be able to provide “high-accuracy thickness measurements” on wafers. Per the Press Release, “Thanks to ‘non destructive’ nanometric measurement equipment's, XYALIS is able to build CMP models … for estimating the critical areas where dummy filling is needed to smooth the thickness variation. With advanced processes starting at 65 nanometers and below, using a model-based estimator is a must to find critical areas and reduce the number of dummy tiles inserted and reduce parasitics and yield lost.”


*************************


Peggy Aycinena is Editor of EDA Confidential and Contributing Editor to EDA Weekly.




« Previous Page 1 | 2 | 3 | 4 | 5 |  href='/nbc/articles/view_weekly.php?articleid=400415&page_no=6'>6 | 7             


You can find the full EDACafe event calendar here.


To read more news, click here.



-- Peggy Aycinena, EDACafe.com Contributing Editor.


Rating:


Review Article Be the first to review this article
Featured Video
Jobs
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Upcoming Events
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy