July 24, 2006
Forte Design Systems' Forte
Please note that contributed articles, blog entries, and comments posted on EDACafe.com are the views and opinion of the author and do not necessarily represent the views and opinions of the management and staff of Internet Business Systems and its subsidiary web-sites.
Sometime companies have corporate policies against seeming to endorse products. Some may see a using product as giving them a competitive advantage and are reluctant to advertise the fact.
to the biggest of the big. The reason is that they invest in your technology because just like processor nodes you have to make an investment to move and they are willing to do that. After we are in for a couple of million dollars of sales, expansion within those companies is a to more cost effective for us because we can just go find more design groups instead of targeting new small companies and go through the entire sale process again. It has been our strategy for the better part of 5 years. It has paid off handsomely because there a large number of design groups in those companies.
Is there anything else you would like to add?
they are willing to tell you a lot of information. We really learned for 1 ½ years as a pseudo marketing guy. These guys exactly taught us where the next challenges were. We had been the leader back then. It gave us the roadmap and business understanding to ensure that we are going to be the leader going forward for the foreseeable future.
The top articles over the last two weeks as determined by the number of readers were:
and verifying performance figures predicted when using CoFluent Studio models.
Mentor Graphics Presents The MythBusters at the Design Automation Conference Mentor Graphics luncheon presentation, "Busting the Myths of Verification." Adam Savage and Jamie Hyneman from the television program The MythBusters will join Tom Fitzpatrick, verification technologist of Mentor's Design Verification and Test division, to share their methodology for analyzing a myth and determining its plausibility -- or busting it.
Elsevier New Textbook serves as Comprehensive Guide for Latest, Up-to-Date Technologies of Design-for-Testability SynTest Technologies, Inc., a leading supplier of DFT tools, announced the availability of “VLSI Test Principles and Architectures: Design for Testability” a most recent textbook co-edited by SynTest founder and CEO, Dr. Laung-Terng Wang
Incentia TimeCraft Adopted by NEC Electronics' EMMA(TM) Project Team for Design Tape-Outs Incentia Design Systems, Inc, announced that NEC Electronics' EMMA project team has successfully taped out designs with sizes of up to 20-million gates, using Incentia's TimeCraft static timing analyzer's (STA) and its advanced On-Chip-Variation (OCV) analysis feature. The built-in advanced OCV capability improves accuracy and efficiency for nanometer design timing analysis.
Synplicity Signs OEM Agreement with EVE; Expands into Rapidly Growing Verification Market Synplicity, Inc. announced the signing of a multi-year OEM agreement with EVE pursuant to which Synplicity will provide EVE's customers with access to Synplicity's industry-leading FPGA synthesis technology. Under terms of the agreement, EVE will bundle a customized version of Synplicity's Synplify Pro software into its ZeBu hardware-assisted verification suite, allowing EVE's customers to benefit from the increased performance and quality of results offered by Synplicity's FPGA synthesis software
Other EDA News
Magma Announces Availability of Validated Low-Power RTL-to-GDSII Reference Flow for UMC's Advanced 90-Nanometer Process
Magma's Blast Create SA Used by STMicroelectronics to Deliver Industry's First Application-Specific Structured ASIC
Kilopass Invites Electronic Design Community to See Consumer Products With XPM Memory and Learn More About Applications for Low-Cost, Highly Secure Memory at Design Automation Conference
Arithmatica's CellMath Designer Datapath Synthesis Tool Selected by ATI for Next Generation Graphics Designs
Silistix and CoWare Developing ESL-Based Design Flow for Chips Using Asynchronous Self-Timed Interconnect
AWR and Peregrine Semiconductor Collaborate to Develop Design Kit for Peregrine's UltraCMOS Process
Tensilica Participates at Design Automation Conference With Technical Presenters, Published Authors and Ballerinas
Jasper Design Automation Integrates Verific's SystemVerilog Component Software With JasperGold Verification System
You can find the full EDACafe event calendar here.
To read more news, click here.
-- Jack Horgan, EDACafe.com Contributing Editor.
Be the first to review this article