April 03, 2006
Optimization - Athena Design Systems
Please note that contributed articles, blog entries, and comments posted on EDACafe.com are the views and opinion of the author and do not necessarily represent the views and opinions of the management and staff of Internet Business Systems and its subsidiary web-sites.
Jack Horgan - Contributing Editor

by Jack Horgan - Contributing Editor
Posted anew every four weeks or so, the EDA WEEKLY delivers to its readers information concerning the latest happenings in the EDA industry, covering vendors, products, finances and new developments. Frequently, feature articles on selected public or private EDA companies are presented. Brought to you by EDACafe.com. If we miss a story or subject that you feel deserves to be included, or you just want to suggest a future topic, please contact us! Questions? Feedback? Click here. Thank you!

The top articles over the last two weeks as determined by the number of readers were

Synopsys Provides Electronic Design Automation Solution for Sun Microsystems' UltraSPARC T1 Processor Synopsys annoucned Galaxy Design and Discovery Verification Platform support for Sun Microsystems' UltraSPARC T1 processor, for which Sun recently announced the release of hardware design specifications under an open-source GNU GPL license. This same extensive portfolio of EDA tools has been used by the Sun Microsystems engineering team to implement and verify the UltraSPARC T1 processor in silicon. The availability of the UltraSPARC T1 processor design, coupled with Synopsys' extensive
global user community and large university program membership will help enable innovation in the area of chip multi-threading (CMT) processor architecture design.

Anasift Introduces AASPICE, the Accurate SPICE Analog Simulator; New Analog Simulator Meets HSPICE Accuracy AASPICE is targeted for the analog simulation of high-performance analog ICs used in high-speed communications, networking, display, storage, consumer electronics, etc. AASPICE is integrated with Anasift's transistor-level analog optimization tool AMPSO as analog verification engine.

NVIDIA Corporation to Acquire Hybrid Graphics Founded in 1994 and based in Finland, Hybrid Graphics Ltd., is a developer of embedded 2D and 3D graphics software for handheld devices. Hybrid Graphics will become a subsidiary of NVIDIA Corporation and will continue to market and sell its products under the Hybrid name.

Silicon Design Systems Enhances Its Interconnect Synthesis Product; Flagship Product, K-Route, Continues to Show Improved Design Results K-Route has added fine-grained multi-mode/multi-corner analysis capability to support conflicting design constraints and variability. This innovative new advancement enables highly efficient critical-path optimization for all corners and modes, in contrast to the less-refined block-level optimization currently supported by other methodologies. The K-Route next-generation IC router automatically adjusts the netlist incrementally, as well as performs incremental
placement and routing to solve identified violations, while optimizing each net for the worst-case corners and mode.

Mentor Graphics Announces Expanded Availability of VeSys Electrical Series VeSys products complement Mentor Graphics' Capital Harness Systems (CHS) electrical design flow, which is targeted at large, multinational organizations within the automotive, aerospace and rail industries. VeSys products are designed for smaller organizations and can be deployed very rapidly. Typical applications include competition cars, agricultural machinery, recreational vehicles, custom trucks and buses and materials handling equipment.

Other EDA News

Other IP & SoC News

« Previous Page 1 | 2 | 3 | 4 | 5  Next Page »

You can find the full EDACafe event calendar here.

To read more news, click here.

-- Jack Horgan, EDACafe.com Contributing Editor.


Review Article Be the first to review this article
Featured Video
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Upcoming Events
FPGA 2017 at 350 Calle Pincipal, Marriott Hotel Monterey CA - Feb 22 - 24, 2017
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy