October 14, 2002
Apache Unveils Next-Generation Power Integrity SOC Tool
Please note that contributed articles, blog entries, and comments posted on EDACafe.com are the views and opinion of the author and do not necessarily represent the views and opinions of the management and staff of Internet Business Systems and its subsidiary web-sites.
Ann Steffora - Contributing Editor


by Ann Steffora - Contributing Editor
Posted anew every four weeks or so, the EDA WEEKLY delivers to its readers information concerning the latest happenings in the EDA industry, covering vendors, products, finances and new developments. Frequently, feature articles on selected public or private EDA companies are presented. Brought to you by EDACafe.com. If we miss a story or subject that you feel deserves to be included, or you just want to suggest a future topic, please contact us! Questions? Feedback? Click here. Thank you!

The deadline for proposing papers for the Design & Verification Languages Conference and Exhibition (DVCon) is October 15, 2002. DVCon 2003 will be held February 24-26, 2003 at the DoubleTree Hotel in San Jose, California.

DVCon is the new name for the HDL/OVI conference, which will celebrate its 12th anniversary session in 2003. (It began as Open Verilog International and then merged with the VHDL International to become the International HDL Conference.) HDLCon's scope may have started with Verilog and VHDL, but the conference scope has evolved as new languages have emerged, to now include VERA, E & SystemC.

Proposals are invited for any of the following types of presentations:
  • Technical papers on using Hardware Description Languages (HDLs)
  • Technical papers on using Hardware Verification Languages (HVLs)
  • In-depth tutorials on design and verification techniques
  • Educational panels on trends in design and verification
  • Details on submitting a paper, tutorial or panel proposal, along with suggested topics, can be found on the Design & Verification Conference web page at
    The 11th IP based SOC Design Workshop will take place in Grenoble, France on October 30 and 31, 2002. Among 100 submissions the best technical contributions have been selected to bring together a high level working conference unique on hot topics such as “Impact of Submicron Technology,” “IP Management and Collaborative Design,” “Verification IP,” “IP Business Models,” and “Platform Based Design and Embedded System.”
    The program has outlined most of the foremost players actively involved in this field planning to deliver their latest products and major fact announcements at this event. Please refer to the Online Program:
    Keynote speakers include: John Chilton, senior vice president and general manager of Synopsys IP and Systems business unit, Michael Kaskowitz, General Manager and VP of the IP Business unit of Mentor Graphics, Thierry Pfirsch, Core Competence Manager for IP at Alcatel and Jim Tully, Chief Analyst from Gartner Dataquest.
    On October 31st the “Best IP/SOC” trophy sponsored by ST Microelectronics will be given involving a selection among eight candidate companies. In addition the “IP based SOC Design Workshop” has an exhibition attached include Accent, Artisan Components, Axis Systems, Cadence Design Foundry, CoWare, Denali Software, Design And Reuse, Dolphin Integration, Ericsson Technology Licensing, GeTeDes, Infineon Technologies, Jennic, OCP-IP, ProDesign, SuperH, Synchronicity, Synopsys, VCX and Verisity.

    To read more news,



    « Previous Page 1 | 2 | 3             


    You can find the full EDACafe event calendar here.


    To read more news, click here.



    -- Ann Steffora, EDACafe.com Contributing Editor.


    Rating:


    Review Article Be the first to review this article
    CST: Webinar October 19, 2017

    Aldec

    Featured Video
    Editorial
    Peggy AycinenaWhat Would Joe Do?
    by Peggy Aycinena
    DVCon Europe 2017: Munich and So much more
    More Editorial  
    Jobs
    Analog Hardware Engineer for Teradyne Inc at San Jose, CA
    Field Application Engineer for Teradyne Inc at San Jose, CA
    Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
    FPGA Engineer for Teradyne Inc at San Jose, CA
    Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
    Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
    Upcoming Events
    Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
    11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
    15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
    ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
    CST: Webinar series



    Internet Business Systems © 2017 Internet Business Systems, Inc.
    25 North 14th Steet, Suite 710, San Jose, CA 95112
    +1 (408) 882-6554 — Contact Us, or visit our other sites:
    AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
      Privacy PolicyAdvertise