May 03, 2004
1st International System-on-Chip Conference
Please note that contributed articles, blog entries, and comments posted on are the views and opinion of the author and do not necessarily represent the views and opinions of the management and staff of Internet Business Systems and its subsidiary web-sites.
Jack Horgan - Contributing Editor

by Jack Horgan - Contributing Editor
Posted anew every four weeks or so, the EDA WEEKLY delivers to its readers information concerning the latest happenings in the EDA industry, covering vendors, products, finances and new developments. Frequently, feature articles on selected public or private EDA companies are presented. Brought to you by If we miss a story or subject that you feel deserves to be included, or you just want to suggest a future topic, please contact us! Questions? Feedback? Click here. Thank you!

In December 2002, the IPFlex and Fujitsu formed an equity collaboration. In March 2004 the two firms announced the commercial release of their jointly developed processor, the DAP/DNA-2 (Digital Application Processor/Distributed Network Architecture). They expect to begin shipping sample quantities in Japan in mid-May.

DAP/DNA dynamically reconfigurable processor is designed as a dual-core processor comprised of a high-performance RISC core (DAP) and a dynamic reconfigurable processor core (DNA), and it is a platform that provides hardware performance while maintaining software flexibility. The DAP/DNA dynamic reconfigurable processor series is provided with the DAP/DNA-FW II as the integrated software development environment. It provides compilers for algorithms written in MATLAB/Simulink and C with data flow extension, thus realizing high-abstraction level algorithm design as well as leveraging existing intellectual properties of users.

The DAP/DNA-2 is a microprocessor that contains multiple processing elements (PEs) and can optimally configure internal circuits to best suit the application in demand. The function of each PE, as well as connections among PEs, can be reconfigured not only when building the system, but also when it is running, enabling instant (within one clock cycle) reconfiguration to suit the application at hand. The DAP/DNA-2 lays out these PEs in a two-dimensional array so that it can quickly and flexibly change their function and the connections between them.

Using dynamic reconfiguration technology makes it possible to process multiple functions with a single DAP/DNA-2 that previously required several specialized chips. Also a single algorithm could be partitioned in time for execution. DAP/DNA's integrated development environment enables algorithm development in high-level languages. This capability increases design productivity, shortens the development time and slashes cost.


During one of the panel discussion the question arose concerning the degree to which programmability and configurability could “future proof” a product. It was readily conceded that one could exploit these capabilities to support multiple members of a product family, fix bugs, add features, and adjust to changing protocols. However, the approach has its limits. The consensus was that the Product Marketing function could not be eliminated. Someone has the responsibility to look ahead in time and across product lines to foresee future feature set, performance, power and cost requirements. There is a tradeoff of overhead today for headroom tomorrow.

Weekly Industry News Highlights

--Contributing Editors can be reached by

« Previous Page 1 | 2 | 3             

You can find the full EDACafe event calendar here.

To read more news, click here.

-- Jack Horgan, Contributing Editor.


Review Article Be the first to review this article
 True Circuits: IOT PLL


Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Design Verification Engineer for intersil at Morrisville, North Carolina
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Applications Engineer for intersil at Palm Bay, Florida
Upcoming Events
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
IEEE Women in Engineering International Leadership Conference at 150 W San Carlos St San Jose CA - May 21 - 22, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise