May 23, 2005
Interview with Sandipan Bhanot CEO of Knowlent
Please note that contributed articles, blog entries, and comments posted on EDACafe.com are the views and opinion of the author and do not necessarily represent the views and opinions of the management and staff of Internet Business Systems and its subsidiary web-sites.
We have a software platform which is more or less similar to what e did for Verisity and we have verification for some of the most common serial interface protocols. We are completely complementary to the verification IP that exists at the digital level. In fact Denali is one of the original investors in our company; they have their own verification IP at the top levels. We act as a sort of platform for analog hard IP from companies such as ARM who is one of our customers.
Why does it make sense for a commercial entity to offer this solution now? Why didn't it happen up to now?
Memory speed started going up to where signal integrity on the interface started becoming a problem. If you look at serial interface or serial technology adoption rate, it is just beginning to take off in the last 3 or 4 years. Before that there was this whole optically related investment that was made during the bubble time. But at that time the price elasticity was simply not there. So finding the most optimal solution or a commercial solution that was also economical was last on people's priority list. If they had to spend the money and hire 50 people to do this job, they just went ahead and did that. Three things happened
And in the same world there are lots and lots of people, basically all the SoC design starts, that now needed to solve this problem. That has created a market where someone like us can come in and offer a standard commercial solution at a price point that is very attractive to most consumers.
What is the trend toward serialization?
It doesn't matter what segment of the industry we are looking at.
Everywhere the trend toward serialization is strongly visible. They are all running at more than 1 GigBit/sec. I looked up some numbers from electronics publications and reports showing the number of high speed serial interface shipments. Basically, it barely exsited in 2003 but the CAPR for PCI Express and GigE is around 135% and 47% for HyperTransport through 2008.
What is the problem you are trying to solve?
We are solving the electrical verification problem, which is yet another name for the signal integrity problem. Basically making sure if you send a 1 or a 0 or a pulse across the channel, across the long bond wires of a packages across the Vias of the board along trace lengths that it is actually received despite all of the distortions that will happen and that it is received at speed by the receiver.
SoCs have become larger and larger and the packages have become very big. Seeing a package with 1,500 pins or 1,800 pins is pretty common these days. For most people the package is just a shell around silicon but that itself can have up to 26 to 28 layers. And designing that, making sure that we account for all the inductances and parasitics is paramount. If you don't do that, it is almost a guarantee that you will fail. Similarly the boards are becoming more complex.
API is one of our customers. Their DDRII interface is 256 bits wide. Just imagine if you took 256 bits, you need to be routing on the board and they all need to be pretty close to each other because you can't have too much skew and so on and so forth. This is just one piece. The severity of SI has blown up because of the complexity.
On the other hand the interface on the signal itself has become very, very sensitive, mainly for two reasons. One reason is that the speed is higher, which means the time period that is available to switch from one state to another is tiny. Another thing is that the voltages are very low. So even a few millivolts worth of noise can cause either failure that is a 1 is seen as a 0 or a 0 is seen as a 1. A second reason, even if that is not the case, is that it can effect the timing by changing the latency. And a third reason is because of the environment there are lots and lots of things switching at the seam time; so cross coupling issues, the inductive issues become much more pronounced.
How does the product work?
Hspice, NanoSim, Spectre and Hsim. We are also starting to work with ELDO from Mentor. After the simulation is done, we read the waveforms in and do the processing in line with the specification and tell people whether it passed or failed and give them a debugging environment where for any measurement, they can click on it and see how it was done and where it was failing and if failing, why it is failing.
Explain a bit more about adapters.
spec says. Sometimes it is the pin of the package, sometime the connector, sometimes the input and so on and so forth.
After attaching all the adapters which will setup the DUT for all types of tests, we provide what I call the 'one-click' flow. You can launch everything in parallel. Designs keep getting adapted for different types and different groups of tests. We will run the tests, take the measurements and give you a table which is the summary of each and every test that the specs talks about. People will have the ability to see whether they are meeting the compliance; whether there are margin issues or not; and if there are problems, then they can go back and fix them.
You can find the full EDACafe event calendar here.
To read more news, click here.
-- Jack Horgan, EDACafe.com Contributing Editor.
Be the first to review this article