August 08, 2005
What Will My Chip Cost?
Please note that contributed articles, blog entries, and comments posted on EDACafe.com are the views and opinion of the author and do not necessarily represent the views and opinions of the management and staff of Internet Business Systems and its subsidiary web-sites.
For the mainstream market we launchedchipestimation.com last February. The goal with this website was to serve the mainstream design community, literally to flood the market with the InCyte product, create a barrier to entry and give the designer an alternate to their own internal spreadsheet at little or no cost. With the free version anyone can download it. There are over 2,300 people who have done so. They can perform industry average estimates. The estimates are not tied to a specific foundry or an IP vendor library. When they want to get access to IP vendor and foundry data in order to make their estimates more accurate and in order to compare and contrast
or if they want to gain access to economic analysis engine to get pricing they go back to the website or give us a call and we sell them an upgrade subscription. These range from $1,500 to $3,500 per month. Users can subscribe for as short as 30 days and as long as three years. The response has been just overwhelming. Another reason we are happy with the validation that this is an area that is very important to the design community.
If someone signs up for a subscription is it limited to a single designer?
Yes. One user per license.
Does that user have access to all the various libraries?
The difference between $1,500 and $3,500 is how much IP and foundry data you have access to and whether you have access to the economic analysis engine. A typical user in the mainstream may say: I would like to purchase 3 months access to data from TSMC with the ARM foundation libraries. They will get access to that data for say $2,500 per month and they will get access to the economic analysis engine. There are over 2,300 users who have run over 9,000 designs thru the tool just in the last 5 months. We are literally seeing dozens of users signing up every day. It's been overwhelming. This is about 5 times higher than we had initially forecast.
What is Giga Scale's business model?
It is a little different from a traditional EDA vendor strategy. We primarily sell the InCyte TBL. They are broken down into two major segments. One is enterprise deployment. These are run just like a traditional sales process at Synopsys or Cadence. Direct sales, multiyear deals, 6 figure yearly pricing, and so forth. Prospects like Intel, Lucent, and LSI Logic. These folks have a lot of users, a lot of need for estimation every week if not every day. They are much more like a traditional EDA deal. This is where we derive the bulk of our revenue at the moment. Our enterprise customers are our bread and butter.
The mainstream ASIC design community is the other segment which we address with chipestimation.com, mostly fabless ACIS companies. But there are foundries, design service companies, IP vendors, all sorts of folk. We also derive some additional revenue from chipestimation.com in order to subsidize the free version of our tool we do share sales lead data with IP vendors and we make that known to our users. But we do not collect any data or any design. Everything is 100% confidential. All the actual estimation is running on the user machine. There is no tracking.
What is this economic analysis engine?
It is literally the only product on the market that has any foothold in this space. The idea is to give designer reams an early estimate of the final packaged chip cost. Help them to understand as they make changes to their designs, how they are impacting cost.
analysis but tied to the technical side.
Why important now? Why are people so interested in this?
Increased sensitivity to cost. In the late 90s when I was a designer it was all about features and performance. Companies like Cisco were willing to pay top dollar for EDA tools to hit line rates and speed requirements. Today's designers are focused on cost and yield. The so-called DFM bubble is EDA's response to cost and yield thing. But silicon cost and yield is only a piece of the equation, only one aspect of economic variability of a chip. Design teams need to look how all of their technical decisions impact final chip costs. They need tools to help analyze the economics of their designs very early in the process. That movement is what we call design for cost.
The second reason why we think there is so much importance at the moment is the explosion in IP and manufacturing options. Literally at 90 nm TMSC has over a half dozen process variants. For each of these process variants you can find over a half dozen standard cell libraries from major vendors. How can you realistically decide which one to use? You have to go through place and route for dozens of options. It could take a year to make the decision.
diagrams that they have and quantify them in real IP and manufacturing choices and tell us what is realistic and what is not.
Is the free industry average tool useful in itself or only as a way to understand the capabilities of the subscription product?
You can find the full EDACafe event calendar here.
To read more news, click here.
-- Jack Horgan, EDACafe.com Contributing Editor.
Be the first to review this article