Optimize in Less Time: Rapid Design Exploration with the Lynx Design System, July 19

 

How


Date: July 19, 2011
Time: 10:00 a.m. - 11:00 PST
Registration:  Click here to register!                                       

 

Overview

Every SoC design requires a unique implementation strategy to navigate the tradeoffs between power, performance and area to achieve the best results for the specific use. For instance, how do different tool switches influence clock frequency and what is the resulting impact on power?   How will different floorplans impact congestion?  How will different standard cell libraries and embedded memories impact power and area?  The keys to successful design exploration include getting to answers rapidly and in a systematic fashion with as much automation as possible.  With the Lynx Design System’s advanced graphical design exploration capabilities, you can run these and other experiments faster and with significantly less effort. 
 
Using three commonly used design strategies, we will demonstrate how the Lynx Design System’s design exploration capabilities can help you to create an optimal design for your SoC.  You will see how Lynx can help you quickly evaluate the impact of different process technologies and standard cell libraries on your design implementation.  We will show you how Lynx’s graphical flow environment can be used to perform rapid and accurate "what-if" analyses to tune both the design and the design flow. We will also demonstrate how to rapidly set up and automate multiple place and route runs in parallel to determine an optimal floorplan.
 
Who should attend:  Front end and backend design engineers, CAD engineers, flow developers and project leads.

Register Now!




Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise