Optimize in Less Time: Rapid Design Exploration with the Lynx Design System, July 19

 

How


Date: July 19, 2011
Time: 10:00 a.m. - 11:00 PST
Registration:  Click here to register!                                       

 

Overview

Every SoC design requires a unique implementation strategy to navigate the tradeoffs between power, performance and area to achieve the best results for the specific use. For instance, how do different tool switches influence clock frequency and what is the resulting impact on power?   How will different floorplans impact congestion?  How will different standard cell libraries and embedded memories impact power and area?  The keys to successful design exploration include getting to answers rapidly and in a systematic fashion with as much automation as possible.  With the Lynx Design System’s advanced graphical design exploration capabilities, you can run these and other experiments faster and with significantly less effort. 
 
Using three commonly used design strategies, we will demonstrate how the Lynx Design System’s design exploration capabilities can help you to create an optimal design for your SoC.  You will see how Lynx can help you quickly evaluate the impact of different process technologies and standard cell libraries on your design implementation.  We will show you how Lynx’s graphical flow environment can be used to perform rapid and accurate "what-if" analyses to tune both the design and the design flow. We will also demonstrate how to rapidly set up and automate multiple place and route runs in parallel to determine an optimal floorplan.
 
Who should attend:  Front end and backend design engineers, CAD engineers, flow developers and project leads.

Register Now!




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy