Semiconductor IP Issues that Keep You Up at Night: Sept. 14 Panel
| | Rate | Review | Notices

Up All Night Join the ESD Alliance on Wednesday, September 14th for an evening of networking and discussion about the challenges faced by IP providers and users in the fastest growing section of the semiconductor industry, the intellectual property market.  
 
The evening will open with an introduction by IP industry veteran Warren Savage, chair of the ESD Alliance's Semiconductor IP Working Group and General Manager of the IP Division of Silvaco, followed by a panel with experts Eric Stein from PwC and Rob Ballow from KPMG. [ Panelist Bios.]
 
The massive amount of IP reuse involved in building a modern SoC has created a "big data" problem that is poorly managed by industry standards or methodologies. Instead, IP companies face the situation where their IP may be used without the proper license leading to millions of dollars of lost revenue.  Semiconductor companies face different issues but equally troubling as their engineers may inadvertently expose them to potentially huge liabilities as a result of "accidentally" reusing a core without the proper license.  Mr. Savage will discuss the commonly used practices used in the industry today and also discuss new technologies that may help both buyers and sellers sleep better. 
 
Our panel of leading authorities on IP compliance from two of the biggest auditing firms will then share their experiences on the best practices they see in the market today and provide advice for audience members that can be put into practice at their own companies.  Bring your hard questions!
 
Please join us at 6 pm for networking, food and beverages prior to the introduction and panel, which will begin at 7:00. [ Additional details and registration]

REGISTER

Date: Wednesday, September 14, 2016
Time: 6:00 PM - 8:30 PM
Location: Silvaco
Building 3
4701 Patrick Henry Dr.
Santa Clara, CA 95054 
Cost: ESD Alliance Members - No Charge
Non-Members - $40 

The ESD Alliance is 'Where Electronics Begins.'
The Electronic System Design (ESD) Alliance, an international association of companies providing goods and services throughout the semiconductor design ecosystem, is a forum to address technical, marketing, economic and legislative issues affecting the entire industry. It acts as the central voice to communicate and promote the value of the semiconductor design industry as a vital component of the global electronics industry. For more information about the ESD Alliance, visit http://www.esd-alliance.org.



Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
ASIC Design Engineer for Ambarella at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy