Inphi Unveils Advanced Register for DDR3 Memory Module Applications

High-Performance Register Enables Higher Bandwidth with Improved Energy Efficiency for Data Centers and Cloud Computing

SANTA CLARA, Calif., — October 21, 2010 — Inphi Corporation, a fabless provider of high-speed analog semiconductor solutions for the communications and computing markets, today announced the immediate availability of its low-power, high-speed registering clock driver, the Inphi INSSTE32882UV-GS02 register for high-performance servers, workstations and high reliability networking and telecom systems. Designed to help meet the critical challenge of reducing energy consumption in next generation data centers, the new Inphi register reduces core power consumption by 100 mW while satisfying rigorous demand for high-speed timing accuracy. In addition, the register’s architecture is designed to deliver the industry’s lowest and most stable dynamic phase offset (tDYNOFF) and jitter specifications – nearly half that of any other commercially available device – helping to ensure that server platforms have adequate margins across all operating conditions, frequency and density.

The Inphi UV-GS02 register supports Double Data Rate (DDR3) operation at speeds of up to 1866 MT/s at 1.5V, 1.35V and 1.25V operation, targeting server architectures. The UV-GS02 register also incorporates the latest JEDEC-standard register features such as 1.25V operation and external Voltage Reference (Vref) margining options.

“Advancing to 1.25V while still meeting the required performance and speed is critical. Inphi’s new UV-GS02 register is designed to achieve these requirements while simultaneously providing a significant increase in power efficiency,” said Scott White, Corporate VP, Server Chief Engineer at AMD.

“The advanced combination of our new register’s wide voltage range support, high speed and low-power consumption is essential for enabling next-generation data centers, cloud computing and other high-performance computing applications,” said Paul Washkewicz, Vice President of Marketing, Computing and Storage at Inphi. “By offering a single, scalable solution for standard applications, the Inphi UV-GS02 delivers the flexibility required by today’s innovative businesses to support current as well as future platform memory requirements, while significantly reducing the costs associated with validation and qualification.”

The Inphi UV-GS02’s innovative combination of circuit design and process technology significantly reduces its power consumption by 100 mW and enables operation with minimal idle power dissipation and core current consumption. In high-end systems with 12 to 18 memory modules per server, this translates to a substantial savings in power and cost. The Inphi UV-GS02 supports the new JEDEC-standard external reference voltage margining feature, allowing system implementers to easily sweep a memory module’s voltage operating headroom for robust system margins.

Price and Availability
The Inphi INSSTE32882UV-GS02 register is currently available with pricing starting at $4.55 for 10,000 unit quantities. For more information, visit http://www.inphi.com/products-technology/computing-storage-products.php.

About Inphi

Inphi Corporation is a fabless provider of high-speed analog semiconductor solutions for the communications and computing markets, providing high signal integrity at leading-edge data speeds that are designed to address bandwidth bottlenecks in networks, minimize latency in computing environments and enable the rollout of next generation communications infrastructure. Inphi’s solutions provide a vital interface between analog signals and digital information in high-performance systems, such as telecommunications transport systems, enterprise networking equipment, enterprise and data center servers, storage platforms, test and measurement equipment and military systems. To learn more about Inphi, visit www.inphi.com.



Contact:

Kim Markle
Inphi
408.217.7329
Email Contact




Review Article Be the first to review this article
CST: Webinar November 9, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise