DMP adds OpenGL ES 2.0 shader-based graphics IP to its new "SMAPH" graphics IP core family

"SMAPH-S" is the world's smallest and most scalable OpenGL ES 2.0 IP core and sets a new benchmark for mobile to high performance computing devices

November 23, 2009 —DMP today announced "SMAPH-S", a next generation OpenGL ES 2.0 shader-based graphics IP core. DMP will start providing the core to initial customers in 1Q 2010.

SMAPH-S is a high-performance 3D graphics IP core that offers industry lowest power consumption with its state-of-the-art power saving technologies and highly optimized OpenGL ES 2.0 based-shader pipelines. SMAPH-S meets the widespread demand for ASIC/ASSP/SoC applications including mobile devices, consumer electronics, automotive, industry, game consoles, and entertainment devices. With its support of scalable shader architecture, the total number of the geometry and pixel processors can be configured from as small as 2 for entry level mobile devices, up to 24 for high performance devices.

SMAPH-S will be compliant with OpenGL ES 2.0 and fully supports the popular OpenGL ES 1.1, and OpenVG 1.1 standards.

SMAPH-S supports industry standard OCP and AMBA AXI bus interconnect as well as DMP’s proprietary architecture such as optimized cache structure for memory interfaces, which make it easy to integrate the IP into SoC, and achieve system level performance goals in real life implementations.

DMP continues to work with 3rd party middleware tool vendors and offers a variety of content creation tool chains to meet the wide range of needs for different types of application development.

DMP will exhibit SMAPH-S at the "Embedded Technology 2009”, one of Japan’s largest embedded technology trade shows, which will be held in Yokohama, Japan on November 18th – November 20th.




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy