Microchip Technology Exceeds Financial Guidance for the Second Fiscal Quarter 2010

  • NET SALES OF $226.7 MILLION, UP 17.5% SEQUENTIALLY
    • HIGHEST SEQUENTIAL GROWTH IN 15 YEARS
  • ON A GAAP BASIS:
    • GROSS MARGIN OF 54.4%; OPERATING PROFIT OF 23.3%; NET INCOME OF $44.5 MILLION AND 19.6% OF NET SALES; EPS OF 24 CENTS PER DILUTED SHARE
  • ON A NON-GAAP BASIS:
    • GROSS MARGIN OF 55.5%; OPERATING PROFIT OF 27.8%; NET INCOME OF $53.2 MILLION AND 23.5% OF NET SALES; EPS OF 29 CENTS PER DILUTED SHARE
  • DAYS OF INVENTORY REDUCED BY 12 DAYS SEQUENTIALLY, TO 96 DAYS
  • RECORD SHIPMENTS OF 38,086 DEVELOPMENT TOOLS
  • INCREASED QUARTERLY DIVIDEND TO 34 CENTS PER SHARE

CHANDLER, Ariz. — (BUSINESS WIRE) — November 4, 2009 — Microchip Technology Incorporated (NASDAQ: MCHP), a leading provider of microcontroller and analog semiconductors, today reported results for the three months ended September 30, 2009 as summarized in the following table:

     

GAAP

   

% of
Revenue

   

Non-GAAP1

   

% of
Revenue

Revenue     $226.7 million           $226.7 million      
Gross Margin     $123.3 million     54.4%     $125.8 million     55.5%
Operating Income     $52.7 million     23.3%     $63.1 million     27.8%
Other Income (Expense)     ($1.4) million           ($2.0) million      
Income Tax Expense     $6.8 million           $7.9 million      
Net Income     $44.5 million     19.6%     $53.2 million     23.5%
Earnings per Diluted Share     24 cents           29 cents      
               

1 See the “Use of Non-GAAP Financial Measures” section of this release.


1 | 2 | 3 | 4 | 5 | 6  Next Page »



Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
ESD Alliance, San Jose State University to Host Jim Hogan Talk on “IR4: The Cognitive Era” at San Jose State University Student Union Theater 211 South 9th Street San Jose CA - Sep 20, 2017
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise