"Many of our customers who use MachXO devices in telecom infrastructure, server, industrial and consumer applications are increasingly adopting 0.8-mm pitch package technology," said Chris Fanning, Lattice Corporate Vice President and General Manager of Low-Density and Mixed Signal Solutions. "The addition of the caBGA256 package to the MachXO PLD family provides designers with reduced cost and board area optimization options that are critical in high volume cost-sensitive applications."
Ideal for general purpose I/O expansion, control, bus bridging and power-up management functions in a wide range of low-density applications, the instant-on, easy-to-use MachXO PLD family offers users the benefits of increased system integration by providing embedded memory, built-in PLLs, high performance, flexible multi-voltage I/O, small footprint, remote field upgrade (TransFR) technology and low power sleep mode, all in a single device.
"We use MachXO PLDs in our Single Board Computer (SBC) product, which is used in a broad range of industrial applications. The MachXO PLDs give us the instant-on, flexible user I/O and single chip solution we need," said Arun Kumar, Project Lead at Mistral Solutions. "The new caBGA256 package on three different MachXO logic densities provides us with a wider range of package choices and the migration flexibility to implement our board area constrained designs at a lower price."
Pricing and Availability
Production devices of the Mach XO640, XO1200 and XO2280 in the caBGA256 package are available now. Volume pricing for the Mach XO640 caBGA256 is $2.75 in 250,000 unit volumes.
The new MachXO640, XO1200 and XO2280 caBGA256 device packages are supported in Lattice's ispLEVER® version 7.2, Service Pack 2 software. The free ispLEVER Starter software can be downloaded from the Lattice website at www.latticesemi.com/products/designsoftware/isplever/ispleverstarter
About MachXO PLDs
The MachXO family of non-volatile, infinitely reconfigurable PLD devices is designed for applications traditionally implemented using CPLDs or low-density FPGAs. Combining an optimized look-up table (LUT) architecture with low-cost embedded Flash process technology, the instant-on, easy-to-use MachXO devices are the most versatile, non-volatile PLDs for low-density applications. Available in commercial, industrial and automotive grades, the MachXO PLDs offer 256 to 2280 look-up tables (LUTs), up to 271 user I/O and are supported in thin quad flatpack (TQFP), chip-scale BGA (csBGA), chip-array BGA (caBGA) and fine-pitch thin BGA (ftBGA) packages from 100 to 324 leads. The MachXO PLDs offer a range of power supply options from 3.3V, 2.5V, 1.8V and 1.2V and can also be run off a single 3.3V core supply. For more information about the Lattice MachXO PLD family, visit www.latticesemi.com/products/cpldspld/machxo
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD and Mixed Signal programmable logic solutions. For more information, visit www.latticesemi.com
Lattice Semiconductor Corporation, Lattice (& design), L (& design), ispLEVER, MachXO, TransFR and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.
EDITORIAL/READER CONTACT: Brian Kiernan Corporate Communications Manager Lattice Semiconductor Corporation 503-268-8739 voice 503-268-8193 fax Email Contact