Mixel Announces Two New PLLs Featuring Higher Performance, Reduced Power, Cost and Die Area at the 2007 FSA Expo and Conference

SAN JOSE, Calif.—(BUSINESS WIRE)—September 11, 2007— Mixel Inc. today announced availability of the MXL-PLL-SS, a Spread-Spectrum Phased Locked Loop (SSPLL) solution and MXL-PLL-SYN-HP, a High Precision PLL (HPPLL). The SSPLL is designed to provide greater design flexibility by partitioning the SSPLL into two highly independent blocks: the PLL block and the spread-spectrum block. This allows the SoC designer to feed a high frequency clock, available from an existing PLL on the SoC, directly to the SS block, without the need for another area consuming PLL. The SS IP's modular solution offers smaller die area, lower power consumption, and higher performance. The HPPLL offers higher output frequency divider granularity and near-ideal duty cycle at lower power consumption.

"Our goal is to provide our customers with higher performance PLLs, while reducing their SoC die size, cost, and EMI. In many of today's SoC's, a high frequency clock is already available. In such cases, our SS technology enables the SoC designer to generate a spread-spectrum version of that clock, without the need for the large loop filter that consumes most of the area of a traditional SS-PLL implementation. Additionally, this modularity simplifies implementation of standards where spread-spectrum is an optional feature, such as PCI-E and SATA," said Ashraf Takla, Mixel President and CEO. "The HPPLL offers superior output frequency granularity and 50% duty cycle for both even and odd output divisors at lower power consumption. These are clear differentiating factors that Mixel brings to its customers and partners today," he added.

Mixel will be using this SSPLL technology to offer spread-spectrum option in its PCI-Express and SATA IPs. The MXL-PLL-SS and MXL-PLL-SYN-HP are offered in 0.13um and 0.18um process technologies and soon will be offered in smaller feature sizes.

About Mixel

Mixel is a leading provider of silicon-proven mixed-signal IP cores. Mixel provides its customers and partners with outstanding mixed-signal IP cores, creating in the process a differentiating technology that helps set their products apart. Mixel's mixed-signal IP portfolio includes SerDes (compatible with PCI Express, SATA, XAUI, Fibre-Channel), Transceivers (LVDS, MIPI, MDDI, DDR2, PCI-X, SSTL, HSTS, CE-ATA, CardBus, Parallel ATA), PLL, DLL, ADC, DAC, Low-voltage detectors and low-voltage BGR references. For more information please go to www.mixel.com or call Mixel marketing at 408-942-9300 X 140.

Contact:

for Mixel
Natalie Kesweder, 408-942-9300 ext. 105
Email Contact


Rating:


Review Article Be the first to review this article
Aldec

Featured Video
Jobs
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy