Impinj's AEON(R)/MTP Logic Nonvolatile Memory IP Earns TSMC Quality Certification

SEATTLE, WA -- (MARKET WIRE) -- Apr 23, 2007 -- Leading logic nonvolatile memory (NVM) intellectual property (IP) supplier, Impinj, Inc., today announced that the company's AEON®/MTP Parallel Architecture memory core meets Taiwan Semiconductor Manufacturing Company's (TSMC) (TAIEX: 2330) (NYSE: TSM) quality standard. The AEON/MTP Parallel Architecture core achieved silicon validation in TSMC's 0.18-micron process and is the first NVM multiple-time-programmable (MTP) IP product to meet the foundry's reliability, performance and manufacturing standards.

Used to store up to 128 bits of crucial on-chip data, such as encryption keys for digital media applications and electronic product code data in radio frequency identification (RFID) tags, AEON/MTP is the world's first MTP NVM product line manufactured in standard logic CMOS processes.

"Our AEON NVM products set the standard for embedded NVM IP," said Larry Morrell, vice president of IP products at Impinj. "In addition to our own stringent quality metrics, the TSMC quality standard assures customers that they are buying silicon-validated IP."

The AEON/MTP Parallel Architecture NVM IP comprises hard macro cores in 8-bit to 128-bit configurations with parallel data output and zero-power read after startup, enabling instant access to all data bits. Additional features include optional lock bits that simplify in-field programming, 10-year data retention and up to 1,000 write/erase cycles.

"As system chips become increasingly complex, it is imperative that there be standards which include quality metrics for embedded IP," said Kuo Wu, deputy director of design service marketing at TSMC. "The validation of the Impinj AEON logic nonvolatile memory IP ensures our customers get quality IP for their design innovations."

Impinj's AEON logic NVM product line enables high-growth electronics products such as RF microcontrollers, RFID tags, secured digital media devices, and precision analog chips from leading semiconductor and system companies worldwide.

Embedded in over 300 million chips, Impinj's portfolio of NVM cores, including AEON/MTP, are in volume production at 0.18 and 0.25-micron process nodes with 0.13-micron in the qualification stage. AEON/MTP NVM cores are available for license through Impinj's free "Try it Now" six-month evaluation program ( www.impinj.com/tryitnow).

About Impinj, Inc.

Impinj, Inc. is a semiconductor and RFID company whose patented Self-Adaptive Silicon® technology enables two synergistic business lines: high-performance RFID products and semiconductor intellectual property (IP). A leading contributor to the RFID standards for high-volume supply-chain applications worldwide, Impinj leverages technical expertise and industry partnerships to deliver the GrandPrix™ solution, comprising tags, readers, software, and systems integration to offer RFID that just works™. Impinj licenses innovative IP products, core to the company's RFID tags, to leading semiconductor companies worldwide, allowing them to seamlessly integrate crucial nonvolatile memory (NVM) alongside analog and digital functionality on a single chip. Impinj's IP products include the popular AEON® family of embeddable cores, which provide rewriteable NVM technology in logic CMOS manufacturing. For more information, visit www.impinj.com.

Impinj, Speedway, Self-Adaptive Silicon, GrandPrix, Monza, "RFID that just works," and AEON are either registered trademarks or trademarks of Impinj, Inc.

Editorial Contacts:
Jim Donaldson
Impinj, Inc.
206-834-1091

Email Contact

Lynda Kaye
Mango Communications for Impinj
650-799-2888

Email Contact





Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise