Akita Elpida Memory Successfully Develops World's Thinnest 1.4 mm MCP With 20 Stacked Dies

AKITA, Japan—(BUSINESS WIRE)—April 23, 2007— Akita Elpida Memory, Inc. ("Akita Elpida"), announces the successful development of a 1.4 mm thick Multi Chip Package (MCP) with 20 stacked dies, making it the world's thinnest.

Its operations beginning in October of last year, Akita Elpida is a new company established in July, 2006 by one of the leading global suppliers of Dynamic Random Access Memory (DRAM), Elpida Memory, Inc. ("Elpida"), with a business scope focusing on semiconductor back-end processes. Akita Elpida is currently applying its high-level technical strengths and manufacturing know-how it has developed as a member of the Hitachi, Ltd. group, as it currently focuses on developing and manufacturing cutting-edge, highly value-added packages known as MCPs and Package-on-Packages (PoPs), centering on products with 2 or 3 stacked dies.

Nowadays, as portable devices such as mobile phones and digital still cameras become even thinner and more compact as well as more highly functional, demands are being made for greater sophistication of semiconductor products such as flash memories, DRAMs, and logic which bring these features into reality. Furthermore, demand continues to rise for 5- and 7-die stacking as well as for achieving compact, thin packages.

Responding to such market needs, the development group of Akita Elpida took up the challenge to develop multi-chip stacked thin packages, thereby achieving their current success.

Akita Elpida's exceptional technical skills which lead to the development of the world's thinnest package are introduced in the following process sequence:

1. Grinding technology to achieve 30 micrometer thick chips

2. Handling technology for 30 micrometer thick wafers

3. Technology for picking up and die-attaching 30 micrometer thick chips

4. 40 micrometer low loop wire bonding technology

5. Overhang wire bonding technology

6. Technology for injecting resin into narrow gap

Akita Elpida, plans from now on to put this package technology to work to establish high-yield and low-cost manufacturing technology for multi-chip stacked packages such as existing 5- and 7-die multi-chip stacked packages, thereby doing their utmost to expand their business. Moreover, they plan to team up with equipment manufacturers as well as those of materials to aggressively develop state-of-the-art, highly value-added packages and related manufacturing technology as they respond to customer and market demands.

About Elpida Memory, Inc.

Elpida Memory, Inc., (Tokyo Stock Exchange Code 6665), is a leading manufacturer of Dynamic Random Access Memory (DRAM) silicon chips. Our design, manufacturing, and sales operations are backed by our world class technology expertise. Our manufacturing facilities, Hiroshima Elpida Memory, Inc. (front-end processes) and Akita Elpida Memory, Inc. (back-end processes), utilize the most advanced manufacturing technologies available in the industry. Further, we have customer sales and marketing support offices in Japan, North America, Europe, Taiwan, Hong Kong and Singapore. Elpida's portfolio of advanced products features such characteristics as high-density, high-speed, low power and small packing profiles. We provide applications across a wide range of areas, including high-end servers, mobile phones and digital consumer electronics. For more information about Elpida, please visit www.elpida.com

Information in this news release is current as of the timing of the release, but may be revised later without notice.

Contact:

Elpida Memory, Inc. (Japan)
Tomoko Kobayashi, +81-3-3281-1648
Email Contact




Review Article Be the first to review this article

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise