Comprehensive Overview of the DDR PHY Interface (DFI) Specification Version 1.0 webcast

Webcast Provides Technical Overview and Applications for New Standard

 

    PALO ALTO, Calif., March 27 /PRNewswire-FirstCall/ --


WHAT: Webcast: Introduction and Overview of the DDR-PHY
Interface (DFI) Specification Version 1.0

WHO: Sponsored by Denali Software, Inc.
WHEN: Available Now!
DETAILS: The DFI specification defines a common, standard interface
between DDR memory controller logic and DDR PHY interfaces
in order to reduce cost, time-to-market, and increase the
potential for reuse of the individual components that make
up DDR memory sub-systems. The DFI specification was
developed by expert contributors from recognized leaders
in the semiconductor, IP and electronic design automation
(EDA) industries, including: ARM, Denali, Intel, Samsung,
and Synopsys. This webcast provides an introduction to the
specification, followed by a technical overview of the key
features of the specification.
HOW: To view the webcast, visit: http://www.ddr-phy.org

About Denali Software

 

Denali Software, Inc. is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying PCI Express, NAND Flash and DDR DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Palo Alto, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at www.denali.com.

NOTE: Denali and Denali Software are registered trademarks of Denali Software, Inc. All other trademarks are of their respective owners.

 

    Editorial contact:


Pierre Golde
Denali Software, Inc.
(650) 461-7262
Email Contact

 

Web site: http://www.denali.com//




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Fall Schedule: A Host of Must-attends
More Editorial  
Jobs
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy