ARM Introduces New Advanced Embedded Memory Test and Repair System for Nanometer Technologies

emBISTRx BIST/BISR Solution Optimizes Overall Memory Sub-System Area and Delivers Higher Chip Yield and Enhanced Test Quality

CAMBRIDGE, England, October 24 /PRNewswire-FirstCall/ -- ARM [; (NASDAQ: ARMHY)] today announced the availability of its new advanced emBISTRx(TM) embedded memory test and repair system that is tightly integrated with the ARM(R) Advantage(TM) and Metro(TM) memory compilers, part of its family of Artisan(R) physical IP. The ARM fully embedded memory sub-system with integrated Built-in-Self-Test (BIST) and Built-in-Self Repair (BISR) IP increases overall chip yield to reduce chip cost, raise profit margins and enhance manufacturing test quality for Advantage and Metro memories for 45 nanometer (nm), 65 nm and 90 nm.

As memory content increases to thousands of individual memory instances in nanometer designs, system-on-chip (SoC) designers are challenged on multiple fronts, in managing the impact on design parameters such as power, performance and area. Additional areas of impact are development productivity, ensuring repairability for yield enhancement and high-test quality.

Unlike existing approaches where different controller types are required for different types of memory, the advanced ARM emBISTRx system is based on a hierarchically distributed architecture. With the ARM solution, a centralized shared BIST/BISR controller manages many different sizes and types of register files and memories with smart wrappers designed to be placed close to the memory instance. The benefit of ARM's integrated approach is that it minimizes the area impact on the overall memory sub-system through optimal partitioning of the test and repair logic between the controller, wrapper and memory macro. Depending on the design and implementation, average area reduction in the range of 20-30% can be observed as compared to conventional approaches.

Additionally, the ARM emBISTRx solution reduces the number of interconnects and routing congestion, which results in area savings and faster timing closure. This area efficient, architectural approach allows designers to optimize timing-critical paths and enables at-speed testing, a critical requirement for many high-speed consumer and enterprise applications.

To enhance design productivity, the ARM emBISTRx system includes an automation tool to insert and stitch the BIST/BISR logic into the design, which reduces implementation time and eliminates design errors. The ARM emBISTRx system is tightly integrated with the ARM memory compilers to offer designers an easy-to-use solution for implementing the ARM embedded memory sub-system.

In addition to the traditional approach of targeting standard memory fault types, the ARM emBISTRx system includes algorithms that detect real world silicon defects in nanometer technology such as excessive leakage, weak bits, and subtle behavior such as resistive shorts and opens that can result in low yield. The defect-based BIST algorithms are architected to minimize test escapes, which can potentially save millions of dollars in cost for high-volume products. The ARM emBISTRx system is tuned to ARM's specific memory redundancy architecture, which is based on memory defect data, bit-cell yields and related foundry recommendations.

"As our customers move from 90nm to 45nm and beyond, they are facing many challenges to deliver higher yielding memories with robust test quality, and at the same time satisfy the area and timing constraints", said Neal Carney, vice president of marketing, Physical IP, ARM. "With the introduction of the ARM emBISTRx solution, we are delivering an area-optimized embedded memory sub-system tightly integrated with test and repair capability to enable our customers to meet their overall yield goals with high-test quality and higher profit margins. This solution simplifies the challenge of adding test and repair into complex SoCs enabling our customers to get to market quickly."

Availability

The ARM emBISTRx product will be available in Q4 2006 and pricing will be based on customers' selection of memories and process technologies.

About ARM

ARM designs the technology that lies at the heart of advanced digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices. ARM's comprehensive product offering includes 16/32-bit RISC microprocessors, data engines, graphics processors, digital libraries, embedded memories, peripherals, software and development tools, as well as analog functions and high-speed connectivity products. Combined with the company's broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies. More information on ARM is available at http://www.arm.com.

ARM is a registered trademark of ARM Limited. Advantage and emBISTRx are trademarks of ARM Limited. Artisan and Artisan Components are registered trademarks of ARM Physical IP, Inc. All other brands or product names are the property of their respective holders. "ARM" is used to represent ARM Holdings plc; its operating company ARM Limited; and the regional subsidiaries ARM INC.; ARM KK; ARM Korea Ltd.; ARM Taiwan; ARM France SAS; ARM Consulting (Shanghai) Co. Ltd.; ARM Belgium N.V.; AXYS Design Automation Inc.; AXYS GmbH; ARM Embedded Solutions Pvt. Ltd.; ARM Physical IP, Inc.; and ARM Norway, AS.




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise