All-Digital Frequency Synthesizer in Deep-Submicron CMOS; This Book Describes Techniques for the Design and Implementation of an All-Digital RF Synthesizer

DUBLIN, Ireland—(BUSINESS WIRE)—Sept. 21, 2006— Research and Markets ( http://www.researchandmarkets.com/reports/c42455) has announced the addition of "All-Digital Frequency Synthesizer in Deep-Submicron CMOS" to their offering.

The design of RF synthesizers remains one of the most challenging tasks in mobile RF systems because they must meet very stringent requirements of a low-cost, low-power and low-voltage monolithic implementation while meeting the phase noise and switching transient specifications. The work presented here is an outcome of a recent investigation conducted to develop a synthesizer architecture that exploits the strong advantages of deep-submicron digital CMOS process technology as well as advances in digital VLSI design.

The underlying theme of the techniques presented here is to maximize a digitally-intensive implementation by operating in a synchronous phase domain. The chief benefit obtained with this architecture is to allow the integration of the RF front-end with the digital back-end onto a single silicon die using a standard ASIC design methodology. The ideas developed here have been implemented in a commercial deep-submicron CMOS process and demonstrated on a working silicon chip in a Bluetooth transmitter for short-range communications and will soon be announced for a commercial single-chip GSM phone.

Key Topics Covered Include:

-- Digitally-Controlled Oscillator (DCO)

-- Normalized DCO

-- All-Digital Phase-Locked Loop (ADPLL)

-- Application: ADPLL-Based Transmitter

-- Behavioral Modeling and Simulation

-- Implementation and Experimental Results

For pricing information or to order a copy of this book, visit Amazon Book Store.




Contact:
Research and Markets
Laura Wood
Fax: +353 1 4100 980

Email Contact

Rating:


Review Article Be the first to review this article
CST: Webinar November 9, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Teklatech: Work smart, Not hard
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
The 2017 International Test Conference at Fort Worth Convention Center Fort Worth TX - Oct 31 - 2, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise