Altera's Dr. Misha Burich to Present SDR Forum Keynote Address on FPGAs and System-Level Optimization

    SAN JOSE, Calif., Nov. 9 /PRNewswire-FirstCall/ --

     What:     Dr. Misha Burich, Altera Corporation's (NASDAQ: 
ALTR) senior
               vice president of software and systems engineering, will
               deliver the keynote address at SDR Forum this year. He will
               discuss FPGA design methodologies for system-level optimization
               within military and wireless applications.

               These FPGA-based methodologies enable designers to focus on
               refining design at the system level while streamlining design
               implementation. They extend the modern back-end register
               transfer level (RTL) design flow used for FPGAs by integrating
               higher-level languages and tools, embedded processors and
               intellectual property (IP) cores. Technical experts from Altera
               will also deliver presentations on power management, hardware
               acceleration and design security.

               In addition, Altera will be showcasing the following
               demonstrations in booth 211 on the exhibition floor:
                 --  A reconfigurable multi-standard equalizer created using
                     high-level FPGA design methodologies
                 --  A WiMAX platform utilizing the hardware co-simulation
                     feature of Altera's DSP Builder design software to verify
                     operation of the RTL reference design from a system-level
                     perspective

     When:     Keynote address, Tuesday, November 15, 2005 at 8:30 a.m.

     Agenda:
     Tuesday, November 15, 2005

     8:30 - 9:20 a.m.      Keynote Address: FPGA and Structured ASIC Design
     Royal Ballroom        Methodologies for SDR Applications
                           Dr. Misha Burich, Senior Vice President of
                           Software & Systems Engineering

     1:30 - 4:00 p.m.      Paper: Low-Power Software-Defined Radio Using FPGAs
     Plaza Terrace         Joel Seely, Technical Manager

     Thursday, November 17, 2005

     9:30 - 11:30 a.m.     Paper: Power Comparison of Architectural Choices
     Plaza Terrace         on Waveform Development
                           Joel Seely, Technical Manager

     9:30 - 11:30 a.m.     Paper: Design Security with Waveforms
     Royal Ballroom A      Jie Feng, Product Line Manager

     1:30 - 4:00 p.m.       Paper: The Use of Hardware Acceleration in SDR
     Plaza Terrace          Waveforms
                            David Lau, Software Engineer

     Where:          Hyatt Regency Orange County
                     11999 Harbor Blvd.
                     Booth 211
                     Garden Grove, CA 92840

                     For additional show information visit:
                     
www.sdrforum.org/sdr05/main.html

     Contact:        Bruce Fienberg
                     Altera Corporation
                     408-544-6397
                     
Email Contact

NOTE: Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations and all other words that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holder.

CONTACT: Bruce Fienberg of Altera Corporation, +1-408-544-6397, or
Email Contact

Web site: http://www.altera.com/


Rating:


Review Article Be the first to review this article
CST: Webinar October 19, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise