Rambus to Host 7th Annual Rambus Developer Forum (RDF) in Japan; Industry Leaders to Present Roadmaps and Technical Tutorials of High-Speed Interface Designs

Who: Rambus Inc. (Nasdaq:RMBS)

—(BUSINESS WIRE)—— When: July 7-8, 2005

Where: Cerulean Hotel, Tokyo, Japan

What: Rambus Developer Forum - Japan

Join Rambus as it brings together leaders in the industry to discuss the latest in high-speed signaling as it applies to memory and logic interface designs. Keynotes include a presentation by President and CEO Harold Hughes on the history of innovation, as well a discussion of the Cell processor by Sony Computer Entertainment, and a DRAM component status update by Toshiba. Day two will focus on innovations through partnerships and the future of CMOS and scaling, presented by Rambus Chief Scientist Dr. Mark Horowitz.

Forum tracks include:

-- XDR - Technology, architecture, production, roadmap;

-- DDR - Technology, applications, trends;

-- DDR2 - System design, characterization, update;

-- High-speed serial interfaces - PCI Express, Fibre Channel, Advanced Backplane

Product Demonstrations include:

XDIMM, XDR, DDR2, PLAYSTATION(R)3 Development System

For registration and additional information, please visit http://www.forum.rambus.co.jp/.

About RDF Japan

RDF Japan is an annual Rambus-sponsored event that draws close to 1,000 visitors from the greater Tokyo region, including customers and partners from throughout Asia Pacific. This technical seminar provides designers and engineers with the latest information to help build and design the most effective solutions for their respective applications.

About Rambus Inc.

Rambus is one of the world's premier technology licensing companies specializing in the invention and design of high-speed chip interfaces. Rambus's interface solutions can be found in numerous computing, consumer, and communications products and applications.



Contact:
Rambus Public Relations
Gabriele Collier, 650-947-5522

Email Contact



Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Sonics: Leading the industry by example
More Editorial  
Jobs
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise