Giga Scale IC's George Janac to Present about ChipEstimate.com at Gigascale Systems Research Center Quarterly Workshop; March 17th, Austin, Texas

March 10, 2005--(BUSINESS WIRE)--Giga Scale IC:

Who
Giga Scale Integration Corporation (Giga Scale IC(TM))

What
As part of Gigascale Systems Research Center's (GSRC) System-Level Living Roadmapping session at its Quarterly Workshop, George Janac, Giga Scale IC's CEO, will speak about the Motivation and Use Models behind ChipEstimate.com.

ChipEstimate.com provides electronic designers with free access to Giga Scale IC's chip estimation software, InCyte(TM), which helps control the cost of ICs early in the design cycle at the design creation and specification stage, where it has the most impact. InCyte is also bundled with Intellectual Property (IP) from leading suppliers.

When
Thursday, March 17, 2005
3pm-5pm

Where
Freescale Inc.
7700 West Parmer Lane, A-Building
Austin, TX 78729-8084

Information
For more information about the GSRC Workshop, please visit http://www.gigascale.org/.

About Giga Scale IC & Chip Estimation
Giga Scale Integration Corporation launched ChipEstimate.com last month to provide designers with free, upgradeable software that estimates design costs early in the design cycle. The free version of the company's InCyte software lets users estimate design specifications such as die size, yield, power, leakage and cost, and offers tradeoff analysis options to minimize cost, reduce risk and speed time to market. For a free copy, please visit www.ChipEstimate.com.

Giga Scale IC is located at: 10050 North Wolfe Road, Suite SW1-266, Cupertino, Calif. 95014. Telephone: 408-255-0444. Facsimile: 408-255-0344. Email: Email Contact. Web Site: http://www.gigaic.com.

Giga Scale Integration Corporation, Giga Scale IC and InCyte are trademarks of Giga Scale Integration Corporation. Giga Scale IC acknowledges trademarks or registered trademarks of other organizations for their respective products and services.


Contacts:
ValleyPR for Giga Scale IC
Georgia Marszalek, 650-345-7477
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy