BittWare and Atomic Rules announce an FPGA-based UDP Offload Engine IP Core for 10/25/50/100 GbE
[ Back ]   [ More News ]   [ Home ]
BittWare and Atomic Rules announce an FPGA-based UDP Offload Engine IP Core for 10/25/50/100 GbE

Hardware-based acceleration dramatically improves throughput and provides a simple path to 50 and 100 GbE.

CONCORD, NH & WASHINGTON D.C. – BittWare, a premier FPGA board supplier for over 25 years, has collaborated with Atomic Rules, a reconfigurable computing IP firm, to announce a UDP Offload Engine (UOE) IP core today at the FCCM 2016 Symposium.  A live demo running on BittWare’s XUSP3S PCIe board showcases the UOE IP core operating at 25 GbE with no packet loss.

Atomic Rules UOE IP core operates at 10/25 GbE and is upgradable to 50/100 GbE for recent Xilinx and Altera-based BittWare platforms. The UOE IP core optimizes throughput for all line rates, with no packet loss even for very small packets. It also offers support for Super Jumbo Frames and robust multicast capabilities. The combination of BittWare capabilities and UOE provides clients with a cost effective, cutting edge set of capabilities in hardware that leverage the RFC 768 standard, including simultaneous transmit/receive, checksum, and segmentation.

The UOE IP core enables application-level UDP datagrams to be concurrently sent and received on a LAN or across a network. An integral IGMPv2 multicast pre-selector removes unwanted traffic, and L4 UDP multicasts are pre-selected so that user applications don’t have to perform this function. The UOE IP core is tested for operation with popular FPGA vendors’ 10 GbE and 25 GbE MACs.

Learn more: UDP Offload Engine [Xilinx-based].

Learn more: UDP Offload Engine [Altera-based].

“We’re pleased to be able to work with Atomic Rules to add this innovative application IP to our already well established FPGA platforms,” said Ron Huizen, Vice President of Systems & Solutions at BittWare. “Their ability to run 25 GbE today with an easy upgrade path to 100GbE is a real benefit for our customers.”

“Developers have their eye on 50 and 100 GbE,” said Shepard Siegel, CTO of Atomic Rules. “They want to start now with 10 and 25 GbE but also to make sure their effort is sustainable. Our UDP Offload Engine gives them the best of both worlds, providing them maximum throughput now with existing hardware and a straightforward upgrade as network speeds increase.”

UDP Offload Engine IP Core Pricing and Availability

The Atomic Rules UDP Offload Engine IP core is available for purchase now. Contact BittWare for pricing.

About Atomic Rules

Atomic Rules is an electrical engineering consultancy providing its clients with effective solutions to problems involving interconnection networks and reconfigurable computing. Their practice employs scalable, rule-based methods to tackle complex concurrency among heterogeneous processors. Atomic Rules understands the limitations of composing complex processor interactions using conventional RTL methods. To address this challenge, they use tools and techniques inspired by functional programming. Beyond RTLs, they specialize in creating source codes written in Bluespec SystemVerilog, a vehicle for code correctness, portability and reuse. Atomic Rules provides its clients with expert SoC/FPGA competencies that build upon RTL/ESL design and verification techniques – not reinvent them. For more information, visit

About BittWare, Inc.

For over 25 years, BittWare has designed and deployed high-end network processing, signal processing, and high performance computing platforms that significantly reduce technology risk and time-to revenue for our OEM customers. Our products utilize the latest FPGA technologies on industry-standard COTS form factors, including PCIe, and are available either as boards or in boxes. We also provide a great deal of value-add with IP, software, support, and services. When customer requirements make it difficult to use industry-standard boards, BittWare can provide modified solutions and/or licensed designs. For more information on BittWare and its innovative FPGA COTS solutions, visit