eASIC Announces Nextreme-3 Platform Support for PCIe Gen3.1-SRIS

Nextreme-3 enables scalable, high bandwidth, cabled connectivity with SATA-Express using PCIe Gen3.1

SANTA CLARA, Calif. — (BUSINESS WIRE) — August 11, 2015 — eASIC® Corporation, a fabless semiconductor company that delivers a custom integrated circuit (IC) platform (eASIC Platform) today announced immediate availability of silicon-proven transceivers optimized for the PCIe 3.1 electrical specification.

The eASIC Nextreme-3 family incorporates transceivers that feature advanced receiver clock-data recovery (CDR) circuits, enabling them to operate with separate reference clocks between link ends with independent spread-spectrum modulation, in keeping with the SRIS (separate refClks independent spread) usage model. Coupled with advanced equalization capabilities and low power consumption, the transceivers are ideal for use in a wide variety of high performance storage and networking systems.

eASIC support for SRIS allows data communication over a cable without requiring a separate cable for forwarding the reference clock, which significantly reduces electromagnetic interference (EMI) issues while allowing use of lighter, lower cost cables. It also provides scalable, high bandwidth connectivity and compatibility with future SATA/SAS [serial advanced technology attachment/serial attached SCSI (small computer system interface)] standards.

“Our eASIC Nextreme-3 platform now offers designers the freedom to create server-independent, scale-out storage solutions,” said Brent Przybus, senior director of marketing at eASIC. “The small footprint of our devices, together with versatile configuration options, gives OEMs a compact, low cost and low power solution.”

About eASIC

eASIC is a semiconductor company offering a differentiated solution that enables us to rapidly and cost-effectively deliver custom ICs, creating value for our customers’ hardware and software systems. Our eASIC solution consists of our eASIC platform which incorporates a versatile, pre-defined and reusable base array and customizable single-mask layer, our ASICs, delivered using either our easicopy or standard ASIC methodologies, and our proprietary design tools.

We believe this innovative technology allows eASIC to offer the optimal combination of fast time-to-market, high performance, low power consumption, low development cost and low unit cost for our customers. eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Crescendo Ventures, Seagate Technology, Kleiner Perkins Caufield and Byers (KPCB) and Evergreen Partners.


eASIC Corporation
Lisa Washington, 408-855-9200
Email Contact

Review Article Be the first to review this article
CST Webinar Series


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Sr. staff ASIC Design Engineer -2433 for Microchip at San Jose, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy