Invionics Launches Platform that Speeds In-house EDA Tool Development, Solves Critical Design Flow Bottlenecks

Vancouver, British Columbia, Nov 18, 2014 – Invionics, a company providing software to automate the semiconductor design and verification process, today announced Invio, a custom EDA tool platform that provides IC developers with a fast and easy way to create custom applications that significantly improve their IC design flow.  

Today’s CAD groups and IC designers at semiconductor companies are increasingly building in-house custom EDA tools, flows and scripts that will enable competitive differentiation. The Invio Platform, anchored by the RTL Processing Engine, was developed to take this internal development to a new level.  With an easy to learn Tcl or Python API, CAD and design engineers can create robust, high-performance EDA design tools and flows.  Furthermore they can automate the RTL changes in a way that can be reviewed, audited and archived in a re-usable way. Adding customized automation to this point in the design process often dramatically reduces IC development time and cost.

“The Invio platform was developed through collaboration with some of the industry’s leading semiconductor companies, which are facing ever increasing pressures to differentiate their designs in shrinking time to market windows. Using Invio, customers have been able to build in-house EDA tools in a fraction of the time typically required, thereby creating highly customized IC design processes,” said Brad Quinton, CEO and founder of Invionics. 

“The Invio Platform is enabling Maxim Integrated to build custom EDA applications to extract information from complex SystemVerilog verification environments,” said Prabal Bhattacharya, senior principal member of technical Staff, EDA at Maxim Integrated. “We found the Python API to be easy to use and the RTL Processing Engine’s language coverage of SystemVerilog to be robust and extensive.”

The Invio Platform from Invionics includes the RTL Processing Engine, the Custom GUI Builder and the Application Packager, and offers a choice of additional modules that speed development in specific areas including the RTL Modification Module, the Netlist Modification Module, Functional Verification Module and the SoC Assembly Module. The platform enables applications that seamlessly integrate with third-party EDA tools and flows using industry-standard languages and formats (Verilog, Verilog-AMS, SystemVerilog, VHDL, IP-XACT). The platform can be used to develop tools for any front-end EDA application, from simply ‘find all synchronous resets,’ to more complex ‘SoC Assembly’ or ‘DFT Insertion’ applications. 

Availability and Pricing

The Invio EDA Platform is available now from Invionics. Evaluation and pricing are available upon request. For more information, visit the Invionics website located at: www.invionics.com.

About Invionics

Invionics accelerates IC development and design automation. Leveraging hands-on hardware design experience and proven EDA tool development success, the company provides custom EDA development platforms that deliver immediate value to semiconductor, system and EDA companies. Invionics also provides experienced custom R&D to extend its platforms, enabling design teams to quickly implement key functionality and gain competitive advantage for their products. Corporate headquarters is located in Vancouver, British Columbia, Canada. Telephone: (604) 336-3325. Email: Email Contact. Website: www.invionics.com.



Read the complete story ...


Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Blue Pearl: Best kept Secret in EDA
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise