Ziptronix Licenses Direct Bond Interconnect (DBI®) and ZiBond® Patented Technologies to Tezzaron Semiconductor for Advanced 3D Memory and 3D Integrated Assemblies

RESEARCH TRIANGLE PARK, N.C. — (BUSINESS WIRE) — December 12, 2012 — Ziptronix, Inc. has signed a licensing agreement with Tezzaron Semiconductor for the use of patents regarding Ziptronix’s direct bonding technologies, ZiBond™ and DBI®.

“There is a direct and robust synergy between our own 3D technology (FaStack®) and the Ziptronix technologies,” said Bob Patti, CTO of Tezzaron. “DBI, ZiBond, and FaStack make a formidable team. This agreement greatly enhances our ability to produce advanced 3D memories. It also extends our open platform and broadens the scope of 3D and 2.5D devices that we can assemble for customers. With this suite of powerful technologies, we offer a truly ‘one stop’ solution for both 3D and 2.5D.”

Dan Donabedian, CEO of Ziptronix, said: “We believe that Ziptronix’s patented direct bonding technology enables the industry’s best performance for 3D memory. With our DBI®, which contains interconnect at the bond interface, Tezzaron can provide a technologically superior product in the memory market at a lower cost and better performance compared to competitors also attempting 3D integration of advanced memory devices. Tezzaron stands alone today in its adoption of the most advanced interconnection technology and therefore will lead the industry in technology areas only imagined just a few short years ago.”

For more information about Ziptronix’s 3D IC technology and its licensing agreement with Tezzaron, contact Chris Sanders at Email Contact, call 919-459-2444 or visit www.ziptronix.com. For more about Tezzaron’s 3D and 2.5D technologies, contact Gretchen Patti at Email Contact, call 630-505-0404, or visit www.tezzaron.com.



Contact:

Agency Contact:
Sarah-Lyle Dampoux
Email Contact
Phone: +33 1 58 18 59 30




Review Article Be the first to review this article
SI2

AMIQ: dvteclipse

Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Grant Pierce: Grand Challenges in IP
More Editorial  
Jobs
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
EMC PCB Design Integration at 13727 460 Ct SE North Bend WA - Jun 6 - 9, 2017
DAC 2017 Conference at Austin TX - Jun 18 - 22, 2017
2017 FLEX Conference at Monterey Conference Center 1 Portola Plaza, Monterey CA - Jun 19 - 22, 2017
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
NEC: CyberWorkbench
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy