Gary Smith EDA Research: DVCon and DATE show reviews; Custom/Analog Design Developments

featured image

DVCon 2011 - Yet another Excellent Conference:

Review of Jim Hogan keynote Navigating the SoC Era where he discussed the reality of the IP Market. Review of Wally Rhines keynote From Volume to Velocity where he discussed the next challenge of verification is to lower the cost of verification in order to increase the number of SoC design starts, particularly from new start-ups.
FREE

featured image

DATE 2011 - DATE Continues to Grow:

Review of Steve Furber Future of Computing keynote where he reviewed the biologically-inspired, massively-parallel architectures of the human brain and growth of conference. Review of Philippe Magarshack's keynote on how Technology R&D brings competitive advantage where he addresses the challenges of being an IDM in a Fab-Lite world; 2 common myths dispelled and growth of conference.
FREE

 

   Recent Research
featured image

Custom/ Analog Design Developments Meeting 65 nm and Below Challenge

Product review of Cadence's enhanced Virtuoso-based product (v6.1). Analysis of custom/ analog flows at lower geometries. Includes table of Top IDMs and Top Fabless companies and their design use at different nodes.
FREE


 


featured image

ASP DAC is Doing Well

ASP DAC continues the trend, started at IC CAD, of being a growing, technically superior and exciting conference. Review of Dr. Takayuki Kawahara's Non Volatile Memory and Dr. Ajoy Bose's Managing Increasing Complexity at Higher Level of Abstraction (ESL) Design keynote
FREE


 


featured image

FPGAs Taking Over the ASIC Market is a Myth

Max, Now you know I believe that most SoC designs will be done in FPGAs and nothing I say here is meant to deny that fact; however your promotion of the myth that FPGAs are driving the ASIC vendors from the battle field is ridiculous.
FREE


 


featured image

Fourth Quarter 2010: Analog/Mixed-Signal Financials & Outlook

Includes market & vendor analysis with quarterly earnings comparison and R&D capacity investment and spending trends.
Purchase $1,000


 


featured image

ESL Behavioral Design

Which engineers use it and the 3 virtual prototypes
FREE




Review Article Be the first to review this article
Aldec Webinar Nov 30

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Senior SW Developer for EDA Careers at San Jose, CA
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise