Calypto December 2014 Newsletter

blastHeaderlogo4_0414V1line.png

 
Read More

We are pleased to announce the launch of the Catapult 8 platform, a third-generation, high-level synthesis (HLS) technology – the first in the industry.

Catapult 8 Third Generation HLS

The Catapult 8 platform is the result of a significant investment by Calypto to deliver a new generation of HLS technology, while still supporting and enhancing the prior product until customers were ready to transition to the new architecture. In fact, it has been in development for three years, in testing with customers for more than a year, and now widely deployed. Read about why it’s a 3rd generation technology here!

New Synthesizable Library for Catapult

Available with the Catapult 8 platform is the new Catapult Catware library, an extensive source code library of synthesizable functions such as filters and FFTs, provided in SystemC and C++. Continue reading about Catware here!

2014 High Level Synthesis Survey Report

I would also like to update you with our annual HLS Survey Report. As you may know, every year we sponsor 3rd party research that asks engineers worldwide about current challenges. This year we focused on verification challenges and HLS.

Upcoming Events

If you are planning visits to DATE or DVCon, please check out the following information. The DATE paper "Clock Domain Crossing Aware Sequential Clock Gating" is a paper based on the collaboration between Calypto and Samsung. The paper featured at DVCon includes technical information about addressing RTL verification closure with a HLS design methodology.

Mark Milligan
Email Contact
Vice President of Marketing
Calypto Design Systems
calypto.com




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy