ClioSoft and Cadence Present Joint Web Seminar on Cadence Virtuoso IC6.1.5

Parasitic-aware flow combined with hardware configuration management accelerates time to market for custom IC/ analog/ mixed-signal designers

FREMONT, Calif., April 8, 2011 – Adoption of the latest Cadence® Virtuoso® (IC 6.x) based on the Open Access database is increasing rapidly. The latest release (IC 6.1.5) has exciting new enhancements to support the Cadence approach to silicon realization, including some core enhancements to design management in recognition of the increased size and distributed nature of design teams. On April 14th, Cadence Design Systems, Inc. (NASDAQ: CDNS) and ClioSoft, Inc. will jointly host a webinar describing some of the major new enhancements in Virtuoso IC 6.1.5 and demonstrate how parasitic-aware design and HCM techniques can help accelerate time to market.

TOPIC:
Cadence Virtuoso (IC 6.1.5) Technologies, Parasitic-aware Design Flow & Design Management

PRESENTERS:

  • Steve Lewis, Product Marketing Director, Cadence
  • Karim Khalfan, Technical Marketing Engineer, ClioSoft

WHEN:  Thursday, April 14th, 2011 @ 11:00 AM Pacific for approximately one hour

OF INTEREST TO:

Analog, mixed-signal, custom IC design & layout engineers/managers, CAD engineers/managers

REGISTRATION & AGENDA: http://www.cliosoft.com/seminar/cadence/


About ClioSoft:

ClioSoft is the premier developer of hardware configuration management (HCM) solutions. The company's SOS design data collaboration platform is built from the ground up to handle the requirements of hardware design flows. The SOS platform provides a sophisticated multi-site development environment that enables global team collaboration, design reuse, and efficient management of design data from concept through tape-out. Custom engineered adaptors seamlessly integrate SOS with leading design flows – Cadence’s Virtuoso® Custom IC, Synopsys’ Galaxy Custom Designer, Mentor’s IC flows, and SpringSoft’s Laker™ Custom Layout Automation System. ClioSoft's innovative Universal DM Adaptor technology "future proofs" data management needs by ensuring that data from any flow can be meaningfully managed. The Visual Design Diff (VDD) engine enables designers to easily identify changes between two versions of a schematic or layout by graphically highlighting the differences directly in the editors. For additional information, please see www.ClioSoft.com.

#          #          #

All trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

 

 

Media Contact:

Linda Marchant, Cayenne Communication, 919-451-0776, Email Contact

 




Review Article Be the first to review this article
 True Circuits: Ultra PLL

Featured Video
Jobs
Currently No Featured Jobs
Upcoming Events
CDNLive Japan 2018 at The Yokohama Bay Hotel Tokyu Yokohama Japan - Jul 20, 2018
MAPPS 2018 Summer Conference at The Belmond Charleston Place Charleston SC - Jul 22 - 25, 2018
International Test Conference India 2018 at Bangalore India - Jul 22 - 24, 2018
SRTC-2018 at The Leela Ambience Gurugram NEW DELHI India - Jul 25 - 26, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise