ClioSoft and Cadence Present Joint Web Seminar on Cadence Virtuoso IC6.1.5

Parasitic-aware flow combined with hardware configuration management accelerates time to market for custom IC/ analog/ mixed-signal designers

FREMONT, Calif., April 8, 2011 – Adoption of the latest Cadence® Virtuoso® (IC 6.x) based on the Open Access database is increasing rapidly. The latest release (IC 6.1.5) has exciting new enhancements to support the Cadence approach to silicon realization, including some core enhancements to design management in recognition of the increased size and distributed nature of design teams. On April 14th, Cadence Design Systems, Inc. (NASDAQ: CDNS) and ClioSoft, Inc. will jointly host a webinar describing some of the major new enhancements in Virtuoso IC 6.1.5 and demonstrate how parasitic-aware design and HCM techniques can help accelerate time to market.

Cadence Virtuoso (IC 6.1.5) Technologies, Parasitic-aware Design Flow & Design Management


  • Steve Lewis, Product Marketing Director, Cadence
  • Karim Khalfan, Technical Marketing Engineer, ClioSoft

WHEN:  Thursday, April 14th, 2011 @ 11:00 AM Pacific for approximately one hour


Analog, mixed-signal, custom IC design & layout engineers/managers, CAD engineers/managers


About ClioSoft:

ClioSoft is the premier developer of hardware configuration management (HCM) solutions. The company's SOS design data collaboration platform is built from the ground up to handle the requirements of hardware design flows. The SOS platform provides a sophisticated multi-site development environment that enables global team collaboration, design reuse, and efficient management of design data from concept through tape-out. Custom engineered adaptors seamlessly integrate SOS with leading design flows – Cadence’s Virtuoso® Custom IC, Synopsys’ Galaxy Custom Designer, Mentor’s IC flows, and SpringSoft’s Laker™ Custom Layout Automation System. ClioSoft's innovative Universal DM Adaptor technology "future proofs" data management needs by ensuring that data from any flow can be meaningfully managed. The Visual Design Diff (VDD) engine enables designers to easily identify changes between two versions of a schematic or layout by graphically highlighting the differences directly in the editors. For additional information, please see

#          #          #

All trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.



Media Contact:

Linda Marchant, Cayenne Communication, 919-451-0776, Email Contact


Review Article Be the first to review this article

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Design Verification Engineer for intersil at Morrisville, North Carolina
Applications Engineer for intersil at Palm Bay, Florida
Upcoming Events
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
IEEE Women in Engineering International Leadership Conference at 150 W San Carlos St San Jose CA - May 21 - 22, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise