Pyxis Router Selected for TSMC 28nm Analog / Mixed-Signal Reference Flow

AUSTIN, Texas — (BUSINESS WIRE) — June 11, 2010 — Design Automation Conference 2010 -- Pyxis Technology, Inc., the company innovating software solutions for the physical design and routing of custom integrated circuits (ICs), announced today that its NexusRoute-HPC (high performance custom) router has been selected for use in the TSMC 28nm Analog and Mixed-Signal (AMS) Reference Flow 1.0.

NexusRoute-HPC was used within the TSMC AMS Reference Flow to route both power and signal nets for a reference phase-locked loop (PLL) design containing roughly 10,000 devices using TSMC’s advanced 28nm silicon technology. Routing was done for all levels of hierarchy on a transistor-level design that was placed by Ciranova’s Helix product.

The Pyxis NexusRoute-HPC product delivers orders of magnitude faster routing speed and analysis for high-performance custom designs. The Pyxis NexusRoute-HPC custom layout solution optimizes the routing of advanced analog and mixed-signal designs and, when combined with design layout and placement tools, provides a powerful, interactive all-level hierarchical routing solution without the need for cell abstracts, leading to the improved performance and compaction of custom IC designs.

"With the number of designs having mixed-signal or analog content projected to grow to 70% of total non-memory ICs by 2012, the need for a more automation is becoming critical,” said Mitch Heins, CEO of Pyxis. “TSMC’s new AMS Reference Flow with the Pyxis routing solution is a great step forward toward bringing together best-in-class tools and flows that will bring more automation to the analog / mixed-signal domain.”

“The addition of the Pyxis router to our AMS reference flow brings an entirely new level of automation to our customers who are doing complex analog and mixed-signal designs,” said Tom Quan, deputy director of design methodology and service marketing at TSMC. “TSMC has offered reference flows for digital IC implementation for some time and we are now leveraging our design flow experience to help analog and mixed-signal designers obtain a faster and smoother path to working silicon.”

Pyxis NexusRoute-HPC runs natively on the OpenAccess runtime model and can interface with any custom IC layout flow based on the OpenAccess database. NexusRoute-HPC also reads and writes standard layout interface formats LEF and DEF and works with a variety of libraries including parameterized cells (PCells), TSMC Analog Base CellsTM, standard cells and macros.

About Pyxis

Pyxis Technology delivers software solutions to address the problems that chip designers and foundries face in the physical design, layout, and routing of custom integrated circuits (ICs). Pyxis NexusRoute-HPC has been architected to support the needs of today’s digital and analog custom designers. NexusRoute-HPC reduces custom design time from weeks to hours by providing assisted, automated hierarchical routing, design rule checking, interactive analog constraints, matching pair routing, and resistance and capacitance analysis and optimization. All NexusRoute technology is based on open, industry-standard interfaces and has been integrated into existing industry leading custom design flows. For more information, see www.pyxistech.com.



Contact:

Pyxis Technology, Inc.
Mitchell Heins, 512-656-7451 (Media)
Email Contact




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy