Atrenta's SpyGlass®-CDC Solution Reduces Design Risk for Fujitsu Microelectronics Europe

SAN JOSE, Calif. & LANGEN, Germany — (BUSINESS WIRE) — June 1, 2010 — Atrenta today announced that Fujitsu Microelectronics Europe has adopted its SpyGlass®- CDC product. Fujitsu will broadly deploy the tool to help reduce the design risks associated with its complex system-on-chip (SoC) designs.

Early Design Closure® solutions from Atrenta allow design capture, verification, optimisation and exploration early in the design flow at the register transfer language (RTL) stage, when it's faster and easier to correct problems and explore alternatives. This approach facilitates propagation of design efficiencies to detailed, back-end implementation with minimised schedule risk.

Atrenta's SpyGlass-CDC product analyses SoC designs to ensure that complex clock synchronisation schemes, such as FIFOs and handshakes, are correct. Bugs in faulty clock domain synchronisations between IP blocks on a chip are hard to find with conventional design tools and represent a leading cause of chip re-spins and field reliability issues.

“Atrenta’s SpyGlass-CDC product is critical in helping us avoid design iterations and general risks associated with our complex designs,” said Raimund Soenning, manager hardware development - Graphics Competence Center at Fujitsu Microelectronics Europe. “We have been very impressed by the comprehensive solution offered by SpyGlass-CDC, which allows us to quickly identify real problems in our clock networks at the earliest possible point in the design flow. Our designs contain a range of synchronisation styles, and SpyGlass-CDC allows us to apply a range of structural and formal analysis techniques to give us complete confidence that no CDC problems exist.”

“The use of third party semiconductor IP from multiple sources, with multiple clock domains is a fact of life these days for complex SoCs," said Dieter Rudolf, strategic account manager for Europe, Middle East and Africa at Atrenta. "Our SpyGlass-CDC product is very effective at finding clock synchronisation bugs that can easily become chip killers. We're delighted that Fujitsu Microelectronics Europe has chosen SpyGlass to assist with its leading edge designs.”

About Atrenta

Atrenta is the leading provider of Early Design Closure® solutions to radically improve design efficiency throughout the IC design flow. Customers benefit from Atrenta tools and methodologies to capture design intent, explore implementation alternatives, validate RTL and optimize designs early, before expensive and time-consuming detailed implementation. With over 150 customers, including the world’s top 10 semiconductor companies, Atrenta provides the most comprehensive solution in the industry for Early Design Closure. For more information, visit www.atrenta.com. Atrenta, Right from the Start!

About Fujitsu Microelectronics Europe

Fujitsu Microelectronics Europe (FME) is a major supplier of semiconductor products. The company provides advanced systems solutions to the automotive, digital TV, mobile telephony, communications, networking and industrial markets. Engineers from design centres dedicated to microcontrollers, graphics controllers, mixed-signal, wireless, multimedia ICs, ASIC products and software development, work closely with FME's marketing and sales teams throughout EMEA to help satisfy customers' systems development requirements. This solutions approach is supported by a broad range of advanced semiconductor devices, IP, building blocks and software. For more information, please visit: http://emea.fujitsu.com/microelectronics

Note to editors

Atrenta, the Atrenta logo, SpyGlass, and Early Design Closure are registered trademarks of Atrenta Inc. All others are the property of their respective holders.

This press release contains forward-looking statements. Atrenta disclaims any obligation and does not undertake to update or revise the forward-looking statements in this press release.

 



Contact:

Fujitsu Microelectronics Europe GmbH
Mark Ellins
Director Common Technologies & Functions
Email Contact
Website: http://www.fujitsu.com/emea/services/microelectronics/
or
Atrenta Inc.
Charu Puri, +1-408-467-4254
Corporate Marketing
Email Contact
or
Lee PR for Atrenta
Ed Lee, +1-650-363-0142
Email Contact

 




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Senior DSP Firmware Engineer for Cirrus Logic, Inc. at Austin, TX
Applications Engineer for intersil at Palm Bay, FL
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise