Top EDA Companies Endorse Tensilica's Pin-Level SystemC Models

SANTA CLARA, CA -- (MARKET WIRE) -- Dec 07, 2009 -- Tensilica® Inc. today announced that it has expanded the range of processor modeling options with the introduction of pin-level SystemC models of its Xtensa® customizable dataplane processors (DPUs). With this novel feature, Tensilica now offers the widest array of modeling choices of any provider of licensable microprocessor or DSP (digital signal processing) IP cores. The pin-level models are a natural extension of Tensilica's pre-existing transaction-level (TLM) Xtensa SystemC models (XTSC), and allow designers to conduct deep simulations of the interaction between the DPUs and special-function RTL (register-transfer-level) hardware blocks at a cycle-by-cycle pin-accurate level within their existing RTL simulators, and do not require the usage of any specialized hardware/software co-simulation tool.

IC designers now can use Tensilica's fast, instruction-accurate functional models for early design exploration and software development, more detailed pipeline accurate models with TLM interfaces connected to other devices modeled in SystemC, or cycle-accurate pin-level SystemC models to verify the interconnection of the processor with tightly coupled hardware blocks via Verilog simulation. The models can be run inside all of the leading RTL simulator tools including Incisive Enterprise Simulator from Cadence, Questa from Mentor Graphics, and the VCS functional verification solution from Synopsys.

"The market requires a functional verification solution that supports SystemC TLM and accurate RTL hardware/software co-verification," stated Steven Brown, director of marketing, system design and verification, Cadence. "The Tensilica TLM and pin-level XTSC models, along with Incisive, provide the speed and accuracy needed for applying the Open Verification Methodology (OVM) to both TLM and RTL design verification."

"Mentor Graphics has seen the number of users performing hardware/software co-simulation grow," said Stephen Bailey, director of Verification Solutions, Mentor Graphics. "By providing Transaction-level and Pin-level SystemC modeling interfaces, Questa users will be able to verify designs incorporating Tensilica cores throughout the entire design flow."

"Synopsys and Tensilica have worked together for more than 10 years to address the tough verification challenges for mutual customers," said Swami Venkat, senior director marketing, Verification Group at Synopsys, Inc. "VCS and Innovator have been supporting verification at multiple levels of abstraction, including transaction-level SystemC models, and the support for Pin-level XTSC models in VCS is a natural evolution of this collaboration."

"Our DPUs are often found tightly coupled to user logic deeply embedded in the SOC dataplane, and our goal is to continue to provide tools and models that improve designer productivity," stated Chris Jones, Tensilica's director of strategic alliances. "Pin-level SystemC modeling provides a solution to customers who want to exercise the connections between the processor and the external logic with real software running on the target. And we deliver this functionality without burdening the customer with the purchase of new co-simulation tools."


Tensilica's pin-level XTSC simulations are available now as an option to Tensilica's software developers' kit.

About Tensilica

Tensilica, Inc. -- the leader in customizable dataplane processors -- is a semiconductor IP licensor recognized by the Gartner Group as the fastest growing semiconductor IP supplier in 2008. Dataplane Processor Units (DPUs) combine the best capabilities of CPUs and DSPs while delivering 10-to-100-times the performance because they can be customized using Tensilica's automated design tools to meet specific dataplane performance targets. Tensilica's DPUs power SOC designs at system OEMs and five out of the top 10 semiconductor companies for products including mobile phones, consumer electronics devices (including digital TV, Blu-ray Disc players, broadband set top boxes and portable media players), computers, and storage, networking and communications equipment. For more information on Tensilica's patented, benchmark-proven DPUs visit

Editors' Notes:

--  Tensilica and Xtensa are registered trademarks belonging to Tensilica
    Inc. All other company and product names mentioned are trademarks and/or
    registered trademarks of their respective owners.
--  Tensilica's announced licensees include:  ADDMM, Afa Technologies,
    ALPS,  Aquantia, Astute Networks, Atheros, AMD (ATI), Avision, Bay
    Microsystems, Brocade, Broadcom, Cisco Systems, CMC Microsystems, Conexant
    Systems, Design Art Networks, DS2, EE Solutions, Epson, ETRI, FUJIFILM
    Microdevices, Fujitsu Ltd., Fujitsu Microelectronics Ltd., Hudson Soft,
    iBiquity Digital, Ikanos Communications, IDT, Intel, Juniper Networks, LG
    Electronics, Lucid Information Technology, Marvell,  NEC Laboratories
    America, NEC Corporation, Neterion, Nethra Imaging, Nippon Telephone and
    Telegraph (NTT), NuFront, NVIDIA, Olympus Optical Co. Ltd.,  Panasonic
    Mobile, Penstar, Plato Networks, PnpNetwork Technologies, PowerLayer
    Microsystems, Samsung, SiBEAM, Sony, STMicroelectronics, Stretch,
    TranSwitch Corporation, Triductor Technology, UpZide, Valens Semiconductor,
    Validity Sensors, Victor Company of Japan (JVC), WiLinx, and XM Radio.

Add to Digg Bookmark with Add to Newsvine

Press Contacts:

Paula Jones
(408) 327-7343

Email Contact

Erika Powelson
(831) 424-1811

Email Contact

Review Article Be the first to review this article

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy