Jasper CEO Kathryn Kranen Speaking at IP-ESC 2009

MOUNTAIN VIEW, Calif. — (BUSINESS WIRE) — November 17, 2009 — Jasper Design Automation:

EVENT DATES: Dec. 1-3, 2009, Grenoble, France

WHAT

Kathryn Kranen, President and CEO, Jasper Design Automation, will be an invited speaker at this year’s IP-ESC 2009 and appear on two panels. Click on hyperlinks for details.

Speech: High Level Modeling and Verification for IP-Based Systems

Panels: IP Reuse vs. IP Leverage, and Improving IP Quality vs. Losing Design Productivity

WHEN

Tuesday Dec. 1, 2009 (both panels)

11am: IP Reuse vs. IP Leverage: What's the Difference, and What Are the Issues?

5:15pm: Improving IP Quality vs. Losing Design Productivity – What Are the Tradeoffs?

Thursday, Dec. 3, 2009 (invited speaker)

9:30am: High Level Modeling and Verification for IP-Based Systems

WHERE

World Trade Center, Grenoble, France

WHY

IP-ESC 2009 (IP-Embedded Systems Conference) addresses hot topics in the design world, including IP-based SoC design and a continuous technical spectrum from IP to SoC to Embedded System.

About Jasper Design Automation

Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 100 successful chip deployments. Visit www.jasper-da.com.

Jasper Design Automation and the Jasper Design Automation logo are trademarks or registered trademarks of Jasper Design Automation, Inc. All other trademarks mentioned are the property of their respective companies.



Contact:

For Jasper Design Automation:
lochpr
Jim Lochmiller, 541-292-0959
Email Contact




Review Article Be the first to review this article
CST: Webinar October 19, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise