Jasper CEO Kathryn Kranen Speaking at IP-ESC 2009

MOUNTAIN VIEW, Calif. — (BUSINESS WIRE) — November 17, 2009 — Jasper Design Automation:

EVENT DATES: Dec. 1-3, 2009, Grenoble, France

WHAT

Kathryn Kranen, President and CEO, Jasper Design Automation, will be an invited speaker at this year’s IP-ESC 2009 and appear on two panels. Click on hyperlinks for details.

Speech: High Level Modeling and Verification for IP-Based Systems

Panels: IP Reuse vs. IP Leverage, and Improving IP Quality vs. Losing Design Productivity

WHEN

Tuesday Dec. 1, 2009 (both panels)

11am: IP Reuse vs. IP Leverage: What's the Difference, and What Are the Issues?

5:15pm: Improving IP Quality vs. Losing Design Productivity – What Are the Tradeoffs?

Thursday, Dec. 3, 2009 (invited speaker)

9:30am: High Level Modeling and Verification for IP-Based Systems

WHERE

World Trade Center, Grenoble, France

WHY

IP-ESC 2009 (IP-Embedded Systems Conference) addresses hot topics in the design world, including IP-based SoC design and a continuous technical spectrum from IP to SoC to Embedded System.

About Jasper Design Automation

Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 100 successful chip deployments. Visit www.jasper-da.com.

Jasper Design Automation and the Jasper Design Automation logo are trademarks or registered trademarks of Jasper Design Automation, Inc. All other trademarks mentioned are the property of their respective companies.



Contact:

For Jasper Design Automation:
lochpr
Jim Lochmiller, 541-292-0959
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
Verification Engineer for Ambarella at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy