Digital Imaging Systems Achieves First-pass Silicon Success With Synopsys Galaxy Custom Designer

Demanding AMS Project Design and Tapeout Schedule Met in 22 Days

MOUNTAIN VIEW, Calif., Nov. 16 /PRNewswire-FirstCall/ -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that Digital Imaging Systems GmbH (DIS) has achieved first-pass silicon success using Synopsys' Galaxy Custom Designer(TM) implementation solution and its unified suite of circuit simulation, extraction and physical verification tools for a custom integrated circuit (IC) used in DIS' high-performance, multi-megapixel camera modules. The productivity enhancements afforded by Custom Designer, combined with its interoperable and open environment, enabled DIS to completely replace its existing flow and tape out a new IC design in under one month.

"Smart phone customers demand the highest-quality images, so it is critical that we deliver camera modules early enough to be built into the next generation of phones," said Roland Pudelko, CEO at DIS. "Synopsys' Custom Designer, coupled with expert field support, provides the most productive and complete custom implementation solution needed to meet our customers' requirements on schedule."

Product release cycles in the camera module market continue to shrink, and suppliers must keep pace with tight delivery schedules. DIS teamed with Synopsys to deploy Custom Designer to increase productivity and facilitate on-time delivery. Supported by Synopsys, DIS made a quick transition from their legacy point tool flow and proprietary databases, which helped them tape out ahead of schedule and achieve first-pass working silicon in just 22 days.

Custom Designer is a modern-era custom implementation solution that delivers superior ease-of-use and leverages Synopsys' Galaxy(TM) Implementation Platform to provide a unified solution for custom and digital designs. In addition to Custom Designer, DIS utilized Synopsys' HSPICE(R) circuit simulation solution to define and analyze their initial design. Once the design was functioning to specification, DIS used Custom Designer LE for layout, and Synopsys' Hercules(TM) physical verification and StarRC(TM) parasitic extraction solutions for physical verification. The post-layout design was verified with Synopsys' CustomSim(TM) FastSPICE simulator and then taped out from Custom Designer.

"The speed with which DIS deployed Custom Designer and achieved first-pass silicon success is testimony to the power of a unified platform for custom design," said Bijan Kiani, vice president of Product Marketing at Synopsys. "By using the Custom Designer implementation solution, DIS is now well-equipped to deliver the throughput and quality necessary to meet their customers' stringent requirements."

For more information about DIS, please visit the company web site at

About Synopsys

Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 65 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at

Synopsys, CustomSim, Galaxy, Galaxy Custom Designer, Hercules, HSPICE, and StarRC are registered trademarks or trademarks of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

    Editorial Contacts:
    Sheryl Gulizia
    Synopsys, Inc.

    Lisa Gillette-Martin
    MCA, Inc.
    650-968-8900 ext. 115

Web site:

Review Article Be the first to review this article

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: IoTPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy