Virage Logic to Showcase Advanced IP Solutions at Design Automation Conference in San Francisco

FREMONT, Calif. — (BUSINESS WIRE) — July 21, 2009 Virage Logic Corporation (NASDAQ: VIRL), the semiconductor industry's trusted IP partner, announced it will be a featured partner in TSMC’s Open Innovation Platform™ (OIP) booth (#822), at the Design Automation Conference ( DAC) being held July 27-30, 2009, at the Moscone Convention Center in San Francisco, California.

Virage Logic will be showcasing its production proven 40-nanometer (nm) products that are designed to optimize area, performance, power and yield. Learn how the Company is leading the way on the Sure Path to 40nm Success.

In addition to exhibiting at DAC, Virage Logic will be participating on a number of interactive panels and informative sessions where conference attendees can learn more about the Company’s extensive IP product offerings, from 250nm down to 32/28nm.

Virage Logic Showcases Silicon Proven Advanced IP Solutions for TSMC Processes

Featuring SiWare™ Memory and SiWare™ Logic Solutions

Monday, July 27, 11:00am – 11:15am, TSMC OIP Stage Booth #822

IC Design Central Partner Pavilion Stage – Low Power Design

Innovative Power Optimized Memory for Advanced Node SoC Design

Monday, July 27, 3:00 – 3:30pm, ICDC Stage North Hall

Virage Logic Showcases Silicon Proven Advanced IP Solutions for TSMC Processes

Featuring AEON® and NOVeA® Non-Volatile Memory Solutions

Tuesday, July 28, 10:00am – 10:15am, TSMC OIP Stage Booth #822

DAC Management Day Track

Tuesday, July 28, 10:30am – 6:00pm, Room #131

Low-Power: Consumer Electronics’ Catch-22

Tuesday, July 28, 11:30am – 12:15pm, Booth #1928

DFM – Band-Aid or Competitive Weapon?

Wednesday, July 29, 9:00am – 11:00am, Room #131

Virage Logic Showcases Silicon Proven Advanced IP Solutions for TSMC Processes

Featuring Intelli™ DDR and PCIe Advanced Interface IP Product Solutions

Wednesday, July 29, 10:00am – 10:15am, TSMC OIP Stage Booth #822

Chip Estimate – IP Talks! – Virage Logic Overview

Wednesday, July 29, 10:00am – 10:20am, Booth #1100 South Hall

Virage Logic Showcases Silicon Proven Advanced IP Solutions for TSMC Processes

Featuring STAR™ Memory System and STAR™ Yield Accelerator Solutions

Wednesday, July 29, 2:00pm – 2:15pm, TSMC OIP Booth #822

About Virage Logic

Virage Logic is a leading provider of semiconductor intellectual property (IP) for the design of complex integrated circuits. The company’s highly differentiated product portfolio includes embedded SRAMs, embedded NVMs, embedded memory test and repair, logic libraries, memory development software, and interface IP solutions. As the industry’s trusted semiconductor IP partner, foundries, IDMs and fabless customers rely on Virage Logic to achieve higher performance, lower power, higher density and optimal yield, as well as shorten time-to-market and time-to-volume. For further information, visit http://www.viragelogic.com.

All trademarks are the property of their respective owners and are protected herein.



Contact:

Virage Logic Corporation
Sabina Burns, 510-743-8115
Email Contact




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy