Ciranova PyCell Technology Included in TSMC iPDK for Analog/Mixed-Signal IC Design

SANTA CLARA, Calif. — (BUSINESS WIRE) — July 21, 2009 Ciranova, Inc. today announced that the company’s PyCell technology has been included into the TSMC 65nm Interoperable Process Design Kit (iPDK), as part of a strategic collaboration between the companies announced in March 2009. The partnership was established to develop a more powerful PDK, physical intellectual property (IP) and design infrastructure for analog and mixed-signal content in nanometer SoCs. Future deliverables involve more complex IP and advanced design and re-use methodologies.

“Analog and mixed-signal IP has become a major focus in SoC design,” said Tom Quan, deputy director of Design Service Marketing at TSMC. “The technology foundation we are developing in collaboration with Ciranova will enable TSMC customers to integrate analog and mixed-signal content into today’s SoCs, and move that content to future SoCs at more advanced process nodes, ahead of their competitors. The iPDK represents a key step in this effort.”

Ciranova also announced that its Ciranova HelixTM device-level floorplanning and placement software supports the iPDK, and can be used “out of the box” in iPDK-based customer design flows.

“Older-technology and fragmented PDK strategies have slowed development and adoption of more powerful analog/mixed-signal design and IP integration flows,” said Eric Filseth, CEO of Ciranova. “By making a single ‘golden’ iPDK available for any combination of custom design tools, TSMC is leading the industry toward higher level of innovation and automation. And by adding Helix, TSMC customers can immediately add automation to their existing layout environments.”


Ciranova PyCell Studio and Helix are available now from Ciranova. For more information please visit The iPDK is available from TSMC. For more information please visit

About Ciranova

Ciranova is an electronic design automation (EDA) company focused on very large productivity improvements in analog, RF and mixed-signal IC physical design. Complementary to existing design flows, Ciranova technology dramatically reduces the time and effort needed to develop device-level layout at both the circuit and PDK levels, while delivering results of equal or better quality than purely handcrafted methods. Ciranova supports the Si2 OpenAccess database.

For more information please visit

Ciranova, PyCell and Helix are registered trademarks, and PyCell Studio is a trademark of Ciranova, Inc. All other trademarks are the property of their respective owners.


Dave Millman, +1-408-553-6083
Email Contact

Review Article Be the first to review this article
 True Circuits: IOT PLL


Featured Video
Design Verification Engineer for intersil at Morrisville, North Carolina
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Applications Engineer for intersil at Palm Bay, Florida
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Upcoming Events
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
IEEE Women in Engineering International Leadership Conference at 150 W San Carlos St San Jose CA - May 21 - 22, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise