Synfora CTO to Give Tutorial on Reducing Design Time with Algorithmic Synthesis at ESC Silicon Valley

MOUNTAIN VIEW, Calif.—(BUSINESS WIRE)—March 30, 2009— At the Embedded Systems Conference (ESC) on March 31, 2009, in San Jose, California, Vinod Kathail, Chief Technology Officer at Synfora, Inc., will be giving a tutorial on algorithmic synthesis tools and methodologies that allow the design and verification of application accelerators directly from sequential C algorithms.

The presentation, “Algorithmic Synthesis of Application Engines from C/C++ Algorithms,” will be given at 8:00 AM as part of the “Improve Productivity at the HW/SW Interface” track. It will discuss the use of algorithmic synthesis to design complex, multi-block application accelerators and their associated bus/memory/stream interconnects from C algorithms, including the verification and system validation of the resulting RTL.

Who:

  Synfora, Inc.
 

What:

Technical presentation on using algorithmic synthesis to reduce design and verification time of multi-block application accelerators
 

When:

Tuesday, March 31, 2009, 8:00 AM -- 9:15 AM
 

Where:

Embedded Systems Conference (ESC) Silicon Valley 2009
McEnery Convention Center
San Jose, California
Room C3
 

The ESC Silicon Valley 2009 is being held March 30 – April 2 at the McEnery Convention Center in San Jose, California.

About Synfora, Inc.

Synfora, Inc. is the premier provider of algorithmic synthesis tools used to design complex systems-on-chips (SoCs) and FPGAs. Synfora's technology helps to reduce design costs, dramatically speed chip development, and reduce time-to-market. Synfora serves customers worldwide in the audio, video, imaging, wireless, and security segments of the integrated circuit (IC) design market. The company's investors are ATA Ventures, Foundation Capital, U.S. Venture Partners, Wafra, and Xilinx. For the latest information on Synfora, please visit http://www.synfora.com .

1 | 2  Next Page »



Review Article Be the first to review this article
CST: Webinar October 19, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise