SiTime Adopts Berkeley Design Automation Analog FastSPICE™ Platform With AFS Nano™

SANTA CLARA, Calif.—(BUSINESS WIRE)—March 10, 2009— Berkeley Design Automation Inc., provider of the Analog FastSPICE unified circuit verification platform for advanced analog and RF integrated circuits (ICs), today announced that SiTime Corporation, a leading provider of Micro Electro Mechanical Systems (MEMS) based silicon timing solutions has adopted the company's Analog FastSPICE™ unified verification platform including the AFS Nano SPICE simulator for verifying its advanced timing circuits.

 

"SiTime requires extremely accurate and rigorous verification for our state-of-the-art MEMS-based silicon timing solutions," said Fari Assaderaghi, Ph.D., vice president of engineering at SiTime. "The Analog FastSPICE Platform enables us to verify our circuits much more efficiently at the block, complex-block, and full-circuit level—including verifying aspects that were previously impractical or impossible. We successfully used the Analog FastSPICE circuit simulator, AFS Co-Simulation, and the Noise Analysis Option extensively on our most recent design."

Analog FastSPICE is the industry’s only unified circuit verification platform for analog, mixed-signal, and RF design. Always delivering true SPICE accurate results, it provides 5x-10x higher performance than traditional SPICE, >1 million-element capacity, and the industry’s only comprehensive noise analysis. The AFS Platform is a single executable that uses advanced algorithms and numerical analysis to rapidly solve the full-circuit matrix and original device equations without any shortcuts. AFS Platform tools include: AFS Nano SPICE simulator, Analog FastSPICE circuit simulator, Noise Analysis Option™ device noise analyzer, and RF FastSPICE™ multi-tone periodic analyzer.

"We are excited that SiTime has selected our complete Analog FastSPICE platform for their verification flow," said Ravi Subramanian, president and CEO of Berkeley Design Automation. "SiTime designs some of the most innovative integrated circuits in the world. Our Analog FastSPICE unified verification platform enabled them to verify critical aspects of their MEMS-based designs that would otherwise be impossible or impractical. Their ability to quickly make extensive use of nearly every aspect of the AFS Platform demonstrates the power of our single-executable approach to design teams worldwide."

About Berkeley Design Automation

Berkeley Design Automation, Inc. is the recognized leader in advanced analog, mixed-signal, and RF (AMS/RF) verification. Its Analog FastSPICE unified circuit verification platform combines the accuracy, performance, and capacity needed to verify GHz designs in nanometer-scale silicon. Design teams from top-10 semiconductor companies to leading startups use the AFS Platform to efficiently verify AMS/RF circuits. Founded in 2003, the company has received several industry awards in recognition of its technology leadership and impact on the electronics industry. The company is privately held and backed by Woodside Fund, Bessemer Venture Partners, Panasonic Corp., and NTT Corp. For more information, see http://www.berkeley-da.com.

About SiTime

SiTime Corporation develops MEMS-based silicon timing solutions. SiTime addresses the $5B timing market with leadership products that are the smallest, thinnest, most robust, reliable, configurable, and offer the shortest lead times. The company’s solutions are the heartbeat of cutting-edge electronic products, such as fiber-to-the-home (FTTH) equipment, computing devices, graphics cards, disk drives, mobile phones and high capacity SIM cards.

Analog FastSPICE, AFS Nano, Noise Analysis Option, RF FastSPICE, PLL Noise Analyzer, WaveCrave, and Precision Circuit Analysis are trademarks of Berkeley Design Automation, Inc. Berkeley Design and BDA are registered trademarks of Berkeley Design Automation, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.

 



Contact:

Cayenne Communication LLC for Berkeley Design Automation
Michelle Clancy, 252-940-0981 (PR)
Email Contact


Rating:


Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise