ISQED 2009 Announces Multiple Interactive Tutorials

Critical Areas of Low Power Design, Variation Tolerance, and Verification are Explored


SAN JOSE, CA - Feb 10, 2009 -- The International Society of Quality Electronic Design ( ISQED) announced today that its upcoming ISQED'09 conference will feature multiple interactive tutorials in important and diverse topics such as Low Power Variation Tolerant Logic Circuits, Low Power SRAM and FinFET Design, Phase Change Memory, Statistical Techniques for Analog Circuits, 3-D CAD Design/Technology, Multicore Designs, and Design & Verification of Low Power SoCs.


The list of ISQED'09 tutorials includes:

Variation-Tolerant Low-Power Logic Circuits

Swarup Bhunia - Case Western Reserve University

Robust SRAMs in sub-45nm Technology

Kaushik Roy - Purdue University

Phase-Change Memory

Roger Cheek - IBM

Multi-Coring Pros and Cons

Jerry Bautista - Intel

Design and Verification of Low Power SoCs

Yatin Trivedi - Synopsys/Accellera

Statistical techniques for analog circuits

Pat Drennan - Solido Design Automation

New Design Considerations and Computer-Aided Design Opportunities in Emerging 3D Integration Technology

Syed M. Alam - Everspin Technologies

Functional Verification Planning and Management

Andrew Piziali - Consultant, Badri Gopalan - Synopsys

Impact of SoC Power Management Techniques on Verification and             Testing

Kaushik Roy - Purdue University - Shireesh Verma, SanDisk



In addition, ISQED'09 features seven keynote speeches by industry leaders, 23 technical sessions with nearly 150 papers in three parallel tracks, panel discussions, and vendor exhibits. The conference will be held on March 16-18, at the Doubletree Hotel in San Jose, Calif.


ISQED'09 recipients of the prestigious IQ-Award, and best paper awards will be announced during a luncheon ceremony, sponsored by Synopsys, on Tuesday March 17th. ISQED'09 Quality Award is sponsored by Mentor Graphics. ISQED best paper awards are sponsored by Magma Design Automation and Synopsys.


ISQED'09 corporate sponsors include Synopsys, Mentor Graphics, Magma Design Automation, Cadence Design Systems, and the Silicon Valley Technical Institute. Media sponsors include EDACafe Chip Design and System-Level Design (SLD) publications. ISQED'09 is held with technical sponsorship of the IEEE Electron Devices Society, and IEEE CASS, and in cooperation with IEEE Reliability Society, and ACM/SigDA. The conference is produced and sponsored by the International Society for Quality Electronic Design.


For more information regarding the tutorials, conference, vendor exhibitions, workshops, and hotel registration please visit

For exhibit and sponsorship info, please contact Stacie Suter at 408-573-0100 or Email Contact.



The International Society for Quality Electronic Design (ISQED), established in 1999, is a professional organization devoted to highlight, promote, and accelerate establishment of industry-wide targets for the "Quality" of the integrated circuit and system designs, and helping to develop metrics and standards for quality electronic design from front-to-back end. The mission of ISQED is to provide forums to present and exchange ideas and to promote research, development, and application of design methods, design processes, semiconductor technologies, IC packaging, test, EDA design tools and methodologies, employed for the design of Integrated Circuits, with a focus on design for quality, manufacturing, yield, and reliability. ISQED emphasizes a holistic approach toward electronic design accelerates the cooperation among the IC design, EDA, semiconductor process technology, IC packaging, test, and manufacturing communities. The International Symposium on Quality Electronic Design is the flagship conference of the organization and has been held successfully for 10 years in California.


The Society recently announced the formation of its "1st Asia Symposium on Quality Electronic Design" (ASQED'09) to be held in Kuala Lumpur, Malaysia, July 15-16, 2009 (see





Editorial Contacts:

Stacie Suter





Georgia Marszalek

ValleyPR for ISQED


Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
More Editorial  
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Verification Engineer for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
Verific: SystemVerilog & VHDL Parsers

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy