MIPS Technologies Selects Berkeley Design Automation Analog FastSPICE™ Platform and AFS Nano™

SANTA CLARA, Calif.—(BUSINESS WIRE)—February 24, 2009— Berkeley Design Automation Inc., provider of the Analog FastSPICE unified circuit verification platform for advanced analog and RF integrated circuits (ICs), today announced that MIPS Technologies, Inc. (NasdaqGS: MIPS), a leading provider of industry-standard architectures, processors and analog IP, has selected the company's Analog FastSPICE™ unified verification platform including the AFS Nano SPICE simulator for analog/mixed-signal IP verification and characterization.

"MIPS Technologies is the leader in analog/mixed-signal IP targeted for advanced connectivity, audio, data conversion, RF and wireless communications, and power management,” said Cesar Martin-Perez, Vice President and General Manager, Analog Business Group, MIPS Technologies. “Our analog/mixed-signal IP design flow requires stringent verification and characterization. Analog FastSPICE provides us true SPICE accurate results significantly faster than traditional SPICE. With this faster turnaround time, our design teams can work much more efficiently, and rigorously characterize even our most complex circuits.”

Analog FastSPICE is the industry’s only unified circuit verification platform for analog, mixed-signal, and RF design. Always delivering true SPICE accurate results, it provides 5x-10x higher performance than traditional SPICE, >1 million-element capacity, and the industry’s only comprehensive noise analysis. The AFS Platform is a single executable that uses advanced algorithms and numerical analysis to rapidly solve the full-circuit matrix and original device equations without any shortcuts. AFS Platform tools include: AFS Nano SPICE simulator, Analog FastSPICE circuit simulator, Noise Analysis Option™ device noise analyzer, and RF FastSPICE™ multi-tone periodic analyzer.

"We are excited that MIPS Technologies selected Analog FastSPICE for their analog/mixed-signal IP verification flow," said Ravi Subramanian, president and CEO of Berkeley Design Automation. "Delivering an advanced and extensive analog/mixed-signal IP portfolio is a tremendous challenge. MIPS Technologies' selection of Berkeley Design Automation tools further validates the strong competitive advantage our Precision Circuit Analysis technology provides to leading-edge analog/mixed-signal IP designers."

About Berkeley Design Automation

Berkeley Design Automation, Inc. is the recognized leader in advanced analog, mixed-signal, and RF (AMS/RF) verification. Its Analog FastSPICE unified circuit verification platform combines the accuracy, performance, and capacity needed to verify GHz designs in nanometer-scale silicon. Design teams from top-10 semiconductor companies to leading startups use the AFS Platform to efficiently verify AMS/RF circuits. Founded in 2003, the company has received several industry awards in recognition of its technology leadership and impact on the electronics industry. The company is privately held and backed by Woodside Fund, Bessemer Venture Partners, Panasonic Corp., and NTT Corp. For more information, see http://www.berkeley-da.com.

Analog FastSPICE, AFS Nano, Noise Analysis Option, RF FastSPICE, PLL Noise Analyzer, WaveCrave, and Precision Circuit Analysis are trademarks of Berkeley Design Automation, Inc. Berkeley Design and BDA are registered trademarks of Berkeley Design Automation, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.



Contact:

Cayenne Communication LLC
PR for Berkeley Design Automation
Michelle Clancy, 252-940-0981
Email Contact




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy