Mark Your Calendars: DVCon 2009 to Deliver Rich Technical Program

BOULDER, Colo.—(BUSINESS WIRE)—February 18, 2009— The Design and Verification Conference (DVCon), sponsored by Accellera, will offer 2009 attendees an extended technical program that includes 3 additional paper sessions and expanded exhibit hours. The conference will be held Tuesday, February 24 through Thursday, February 26 at the DoubleTree Hotel in San Jose, California.

In addition, the conference has updated its website to include relevant industry discussions and comments regarding the conference using social media such as Twitter, Zerista and blogs. To view the sites or to post questions or comments, visit www.dvcon.com. The sites are available under the “News and Opinions” column on the right side of the DVCon homepage.

To register online, please visit www.dvcon.com. An exhibits-only pass is available at no charge and includes access to the exhibit hall on Tuesday from 2:00-6:30 p.m. and Wednesday from 1:00-6:30 p.m., as well as the keynote, “The Technonomics of Verification” presented by Dr. Aart de Geus, Synopsys Chairman and CEO, on Wednesday at 2:00 and the executive panel, “EDA: Dead or Alive?” moderated by Peggy Aycinena, editor of EDA Confidential, on Wednesday at 3:15. Attendees must register prior to the free keynote and panel. The complete technical program and the current list of exhibitors are also available on the conference website.

About DVCon

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. As a testament to its importance in the industry, the 2008 conference boasted a record number of attendees and exhibitors. DVCon is sponsored by Accellera, an industry consortium dedicated to the development and standardization of design and verification languages. For more information about Accellera, please visit www.accellera.org. For more information about DVCon, please visit www.dvcon.org.



Contact:

For more information, please contact:
Kathy Embler
MP Associates, Inc.
303-530-4562 503-209-2323

Email Contact

Barbara Benjamin
HighPointe Communications

Email Contact




Review Article Be the first to review this article
 True Circuits: IOT PLL

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise